Stats

  • Replies 0
  • Subscribers 61
  • Views 78
  • Members are here 0

Is there a known patch or a specific command-line switch

MH20260720605

Is there a known patch or a specific command-line switch in Genus Synthesis Solution to prevent the tool from optimization looping during incremental compilation of highly parallelized arithmetic blocks? My current design features an intricate matrix multiplier array, and every time the synthesis tool attempts boundary optimization across the hierarchical module ports, the runtime stalls indefinitely without generating any violation reports.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.