• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Genus synthesis | SystemVerilog in-code attribute assig...

Stats

  • Replies 0
  • Subscribers 62
  • Views 247
  • Members are here 0

Genus synthesis | SystemVerilog in-code attribute assignment

SA202508198026
SA202508198026 15 days ago

Hi,

I’m trying to determine whether Cadence Genus supports SystemVerilog in-code synthesis attributes (similar to how Vivado does), for example:
(* dont_touch = "true" *) logic mysignal;
My goal is to simplify my timing.sdc file.

When I try this, Genus reports:
Warning : Unused attribute [VLOGPT-506]

I’ve tested several variations without success and haven’t found much documentation or examples for Genus specifically.
- Does Genus actually support this style of attribute assignment?
- If so, what is the correct syntax?
- Can it be applied to module instances, ports, registers, or nets?

Any insights would be greatly appreciated.

Thanks in advance,
Siebe

  • Sign in to reply
  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information