Is it possible to control variables defined in a veriloga symbol from adexl as a normal parameter?
If it's a parameter passed into the VerilogA model, I don't really understand what your issue is - that should just work?
So maybe you'll need to elaborate?
In reply to Andrew Beckett:
After some trying I found out that a parameter in VerilogA is overridable through the object property in schematic.