Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Calif.—The path to tackling system design complexity runs straight through
system-on-chip (SoC) IP design and methodology, because getting differentiated
systems to market in a timely manner can no longer be done from scratch.
That was the message from Krishna Yarlagadda,
President of Imagination Technologies Inc.,
who keynoted March 11 at Cadence's CDNLive Silicon Valley user conference. Yarlagadda has an appropriate perspective: He
began his career designing SPARC workstation processors, and his career arc has
tracked with the evolution of processor architectures from hard-core computing
to graphics to mobility. His company Hellosoft (V.VOIP and VoLTE technologies)
was purchased by Imagination three years ago.
He defined today's big market opportunity, the
Internet of Things (IoT) as largely your computer, phone, tablet, and car. But
this landscape will change rapidly in the coming years as systems, devices, and
applications emerge for healthcare, the home, and other areas.
As this happens, engineers must confront some
traditional design challenges in power, area, cost, software, and security.
"You can't do these things from scratch or
just pick up a CPU core or do your own core," Yarlagadda told a
standing-room only audience at the Santa Clara Convention Center. "There are a lot of smart people out there who do cores. We all know
how to design them. But is that the right thing to do?"
key is to take the existing IP that's best in class and bring it together in a
way that you can deliver your solution faster along with your core intellectual
At Imagination, they
call the approach a heterogeneous SoC platform that combines CPUs, GPUs, and video
and imaging processing blocks as well as communications processor blocks
called RPUs (radio processing units).
"You can bring all that together with your
own IP and others' IP and you can create these systems much more
efficiently," Yarlagadda said.
By way of example, Yarlagadda shared a slide of
a PowerVR-based heterogenous vision platform (pictured, left):
"You take the image from the image
sensor and go through the ISP and process it in various ways. You can do
compute algorithms on various CPUs; you can run some GPU algorithms. You might
have your own custom block that you want to run various things on. By the way,
software is key."
And as design teams
are bringing all these blocks and software together, they must be mindful of
power and thermal constraints: "This is a serious problem and a lot of
people ignore this. It already dominates at 28nm design."
In an afternoon session with
members of the technical press, Yarlagadda expanded a little on the design
challenges ahead. Clearly, an IP/platform-based approach to design will be a
logical way to tackle complexity, he noted. But the economics of the IoT market
(small devices, low cost, thin margins) loom as another major challenge.
"There are architectural
issues. Systems must be simpler, both hardware and software must be simpler
because these (devices) can't be too expensive," he said. Right now, "they have
a function but they're expensive."
Imagination's focus is to
enable the design and make things simpler, he said. "That's why we have silicon
IP, graphics, MIPS CPU, RPU for communications and we have the cloud offering (FlowCloud) that
allows the IoT (devices) to work together in a secure, authenticated
Related Blog Post