Cadence Community

The Empire Long Divided Must Unite

By Paul McLellan | 17 Oct 2017

Chinese children are familiar with the opening lines of Romance of the Three Kingdoms : The empire, long divided, must unite; long united, it must divide. Thus it has ever been. As Ben Horowitz (of Andreesen-Horowitz) says in his new book, The Hard Thing About Hard Things : The first...

0 Comments

TAGS:

organization | functional organization | corporate cad cycle | CEO | three envelopes | Breakfast Bytes
One Click to Know About Your Product on Cadence Support

By Jasmine | 16 Oct 2017

Like with any new product in market everyone is anxious about knowing all the features and then trying it out. The display piece in the showroom and the purveyor are no less than an emancipator. Display piece helps us know how the product, test the areas of interest and gives a good hands-on experience...

0 Comments

TAGS:

COS | New Release | Cadence Online Support | Support | product
Mediatek Deploys Perspec for SoC Verification of Low Power Management (part 3 of 3)

By Steven Brown | 16 Oct 2017

Here we conclude the blog series and highlight the results of Mediatek 's use of Cadence Perspec™ System Verifier for their SoC level verification. In case you missed it, Part 1 of the blog is here , and Part 2 of the blog is here . One of their key objectives was increasing productivity...

0 Comments

TAGS:

uvm | Perspec | coherent | perspec system verifier | coherency library | coherency | Accellera | mediatek | ARM | pss | portable stimulus
Are We There Yet? Metric-Driven Signoff

By Paul McLellan | 16 Oct 2017

Are we there yet? All verification suffers from the problem of trying to decide when enough verification has been done. It is not possible to exhaustively simulate everything on a chip and so completeness cannot be the criterion (exhaustion, however, is optional, usually on the part of the design team...

0 Comments

TAGS:

CDNLive | Metric Driven Verification | ST Microelectronics | MDV | simulation | Breakfast Bytes | vManager | verification
The Art of Analog Design Part 4: Mismatch Analysis

By Arthur Schaldenbrand | 15 Oct 2017

In Part 3 , we started to explore how to analyze the results of Monte Carlo analysis. In Part 4, we will consider the question, what is the relationship between process variation and the circuit’s performance variation? The tool for exploring the relationship process variation and circuit performance...

0 Comments

TAGS:

spectre aps | Analog Design Environment | Virtuoso Variation Option | mismatch analysis | Analog Simulation | Monte Carlo | Custom IC Design