Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles

Cadence has joined the Autonomous Vehicle Computing Consortium (AVCC) , marking a…

Corporate
• 2 min read
Automotive , IP , featured , physical ai , chiplet

Corporate News

Chip Design Industry Reaches an AI Inflection Point

The chip design landscape has hit a transformative milestone, one that signals a…

Corporate
• 5 min read
inflection point , featured , agentic ai , agentic

Corporate News

Cadence Agentic AI Reduces SoC/System Engineering Time by Months

The modern design landscape is evolving rapidly, driven by shrinking design cycles…

Corporate
• 5 min read
featured , agentic ai , AI

Corporate News

Transforming Chip Design with Agentic AI: Introducing Cadence Cerebrus AI Studio

The industry's first agentic AI, multi-block, multi-user SoC design platform To…

Corporate
• 4 min read
featured , Cadence Cerebrus , Digital Implementation , AI
cdns - all_blogs_categories

All 5934

Corporate News 176

Life at Cadence 192

Academic Network 163

Analog/Custom Design 750

Artificial Intelligence 23

Cloud 16

Computational Fluid Dynamics 355

Data Center 39

Digital Design 410

Learning and Support 51

RF Engineering 110

SoC and IP 394

System, PCB, & Package Design  970

Verification 1268

CFD（数値流体力学) 45

中文技术专区 10

カスタムIC／ミックスシグナル 188

PCB、IC封装：设计与仿真分析 136

PCB解析／ICパッケージ解析 44

PCB設計／ICパッケージ設計 61

RF /マイクロ波設計 44

Spotlight Taiwan 60

The India Circuit 88

定制IC芯片设计 79

データセンター 7

Cadence Japan 2

Whiteboard Wednesdays 253

Blog - Post List

Latest blogs

Analog/Custom Design

Did You Miss the Boost Your Layout Productivity with Virtuoso Studio Webinar? No…

If you missed joining or registering for the Boost Your Layout Productivity with…

ErinGrant
• 1 min read

Life at Cadence

Cadence Women Conference in the Asia-Pacific and Japan Region – A Recap

Written by the APJ CWC Core Team. After several successful Cadence Women Conferences…

Mary Kasik
• 2 min read
CWC , WomenAtCadence , LifeAtCadence

System, PCB, & Package Design 

UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration

3D heterogeneous integration (3DHI) technology creates high-performance systems by…

MSATeam
• 2 min read

PCB解析／ICパッケージ解析

2025年4月リリース、Sigrity and Systems Analysis 2024.1 HF2 新機能ハイライト

Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2024.1 HF2リリースが Cadence Downloads…

SPB Japan
• 3 min read
Sigrity and Systems Analysis , Celsius Studio , japanese blog , Clarity 3D Solver , PowerSI

Analog/Custom Design

Did You Miss the Quantus Insight Webinar? No Worries, the Recording Is Available…

If you missed joining or registering for the Quantus Insight webinar, the complete…

Justas Lukosiunas
• 1 min read

Analog/Custom Design

Unlocking the Power of Analog Design Verification with Virtuoso ADE Verifier

In the fast-paced world of analog and mixed-signal design, ensuring that your circuits…

Niyati Singh
• 3 min read
Analog Design Environment , Cadence blogs , custom/analog , analog , ADE , Virtuoso Analog Design Environment , Cadence training , training bytes , Virtuoso , Spectre , cadenceblogs , Cadence Education Services , Custom IC Design , Custom IC , ADE Verifier

SoC and IP

Boosting AI Performance with CXL

As AI applications rapidly advance, AI models are being tasked with processing massive…

Vanessa Do
• 3 min read
CXL , IP , controller , PCIe

Life at Cadence

UK Interns Community Giving Day

UK Interns Lady Payan Cepeda, Seiba Abdul Rahman, and Hudson Ashmoore, hailing from…

Madhuparna Datta
• 2 min read
CadenceCares , Culture , giving back , great place to work , life at cadence , cadence emea

Corporate News

Cadence and AVCC to Advance Physical AI Innovations for Autonomous Vehicles

Cadence has joined the Autonomous Vehicle Computing Consortium (AVCC) , marking a…

Corporate
• 2 min read
Automotive , IP , featured , physical ai , chiplet , Safety , system on chip , HPC , high-performance computing , ADAS

Corporate News

Chip Design Industry Reaches an AI Inflection Point

The chip design landscape has hit a transformative milestone, one that signals a…

Corporate
• 5 min read
inflection point , featured , agentic ai , agentic

Corporate News

Cadence Agentic AI Reduces SoC/System Engineering Time by Months

The modern design landscape is evolving rapidly, driven by shrinking design cycles…

Corporate
• 5 min read
featured , agentic ai , AI

Corporate News

Transforming Chip Design with Agentic AI: Introducing Cadence Cerebrus AI Studio

The industry's first agentic AI, multi-block, multi-user SoC design platform To…

Corporate
• 4 min read
featured , Cadence Cerebrus , Digital Implementation , AI

Analog/Custom Design

Virtuoso Studio IC23.1 ISR14 Now Available

Virtuoso Studio IC23.1 ISR14 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso , Custom IC Design , Custom IC , IC design , IC23.1

Verification

UALink: Powering the Future of AI Compute

On April 25, the UALink Consortium officially released the UALink 200G 1.0 Specification…

Sangeeta Soni
• 2 min read

SoC and IP

Linux-Based Audio Platform with Cadence Tensilica HiFi 5

A Linux-based audio platform with Cadence Tensilica HiFi 5 enables rapid algorithm…

Vinod Khera
• 3 min read
hifi 5 , IP , Tensilica , HiFi 5s , HiFi Audio

System, PCB, & Package Design 

BoardSurfers: Training Insights: Advanced Design Verification with RAVEL

RAVEL, which stands for Relational Algebra Verification Expression Language, is designed…

ACat299612
• 5 min read
PCB , Allegro X PCB Editor , DRC , ravel , Allegro X Advanced Package Designer , APD , PCB Editor , Allegro Package Designer , PCB design , Constraints , allegro x

Computational Fluid Dynamics

Exploring Turbulence: An Introductory Approach

Key Points Turbulence is a widespread phenomenon that occurs across many scales…

Gaurav
• 5 min read
CFD , turbulence , LES

Digital Design

Semiconductors: Pioneering Extraordinary Growth in the 20th Century

Semiconductors have revolutionized the world, powering everything from smartphones…

Udaya Shankar
• 3 min read
Static timing analysis , online courses , Cadence Online Support , RTL-to-GDSII , Joules , training bytes , Digital Implementation , Innovus , Synthesis , online training , physical implementation , cadence learning and support

SoC and IP

CadenceLIVE 2025: The Field Guide for Defense Digital Engineering

Modern microelectronics is a new operating theater for many in the Defense Industrial…

Adam Sherer
• 2 min read
cadencelive , defense
CDNS - Fix Layout Hompage