• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Functional Verification

Functional Verification Blogs

Site - Banner
Cadence Community
  • Site
  • Community Search
  • User
Options
  • Subscriptions

    Never miss a story from Functional Verification. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
NextWeb Blogs Categories
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
Functional Verification
  • Yeshavanth BN
    JEDEC UFS 4.0 for Highest Flash Performance
    By Yeshavanth BN | 11 Aug 2022
    Speed increase requirements keep on flowing by in all the domains surrounding us . The s ame applies to memory storage too . Earlier mobile devices used eMMC based flash storage, which was a significantly slower technology. With increased SoC processing speed, pairing it with slow eMMC storage was becoming a bottleneck. That is when modern storage technology Universal Flash Storage (UFS) started to gain popularity. ...
    0 Comments
    Tags:
    Verification IP | Memory | UniPro | MIPI Alliance | IoT | VIP | JEDEC | UFS | storage | MPHY
  • Krunalkumar
    Automotive Revolution with Ethernet Base-T1
    By Krunalkumar | 7 Jul 2022
    The automotive industry revolutionized the definition of a vehicle in terms of safety, comfort, enhanced autonomy, and internet connectivity. With this trend, the automotive industry rapidly adopted automotive Ethernet such as 10Base-T1 , 100Base-T1 , and in some cases, 1000Base-T1 . Faster Speed (than CAN-FD), Scalability, embedded security protocols (like MacSec), cost and energy efficiency, and simple yet redundant...
    0 Comments
    Tags:
    Automotive | Verification IP | PTPOverMacSec | 100BaseT1 | uvm | Ethernet VIP | Functional Verification | Cadence VIP portfolio | VIP | Automotive Ethernet | 10BaseT1 | e | Ethernet | TSN | PTP | BaseT1 | 1000BaseT1 | Ethernet PHYs | MacSec | verification
  • Shyam Sharma
    Data Integrity for JEDEC DRAM Memories
    By Shyam Sharma | 6 Jul 2022
    With the DRAM fabrication advancing from 1x to 1y to 1z and further to 1a, 1b and 1c nodes along with the DRAM device speeds going up to 8533 for Lpddr5/8800 for DDR5, Data integrity is becoming a really important issue that the OEMs and other users have to consider as part of the system that relies on the correctness of data being stored in the DRAMs for system to work as designed. It’s a complicated problem that...
    0 Comments
    Tags:
    Verification IP | ddr5 | Memory | DDR5 DIMM | VIP | JEDEC | DRAM | lpddr5 | data integrity | NVDIMM | verification
  • Sangeeta Soni
    Demystifying CXL.cache
    By Sangeeta Soni | 13 May 2022
    If you have worked with Peripheral Component Interconnect Express (PCIe) in the past, you might have heard Compute Link Express (CXL) is break-through technology for modern day compute requirements driven by high-performance computing, cloud, AI and ML. Of course, CXL buzz is for real and is well resonating with big industry players in processing and storage landscape. We are already seeing pre-production CXL design...
    0 Comments
    Tags:
    CXL | Functional Verification | pcie 5 | VIP | PCIExpress | coherency | verification
  • MinL
    How AMBA CHI Specification Has Evolved - CHI-E (r)evolutionary?
    By MinL | 2 May 2022
    We covered CHI specification revisions A to D in my previous article , what about Issue E? Issue E was by far the biggest update yet with a slew of new transactions, optimization features to interface behavior and architecture, and spec clarifications and corrections. It spanned two years and two sub releases (E.a and E.b). 2020 (CHI-E.a) Issue E.a – update Issue E.a added new transaction types such as Write...
    0 Comments
    Tags:
    Verification IP | Functional Verification | VIP | AMBA | CHI VIP
  • DimitryP
    System Verification Scoreboard: Its Role and Partnership with Verification IPs
    By DimitryP | 29 Apr 2022
    As discussed in the last installment of the blog, a robust system level scoreboard is essential for functional verification and performance validation of modern SoCs. A properly architected system scoreboard should work in conjunction with interface Verification IPs (VIPs) and share verification responsibilities. It should monitor all ports on an SoC’s interconnect, deploying clever algorithms to track transactions...
    0 Comments
    Tags:
    Verification IP | scoreboard | SoC verification | Hardware Coherency
  • Yeshavanth BN
    AMBA Distributed Translation Interface (DTI) for Arm System MMU
    By Yeshavanth BN | 21 Apr 2022
    In ARM MMU-based systems, DTI protocol defines a standard way to communicate with Translation Control Unit (TCU). DTI protocol is a point-to-point protocol with each channel defining a link. The communication with TCU will be from two different components, and DTI protocol defines both. Communication between Translation Buffer Unit (TBU) and TCU (DTI-TBU Protocol) Communication between PCIe Root Complex and TCU...
    0 Comments
    Tags:
    AMBA-DTI | AMBA VIP | AMBA Verification IP
  • Shyam Sharma
    Device Training for High Speed DRAMs
    By Shyam Sharma | 12 Apr 2022
    As the device frequencies and the data rates go up with every new generation of Interface and memory devices, sampling of the signals and the transferring of the data b/w Initiator and target is being increasingly difficult with ever shrinking data eyes.   To assist with handshaking for the high speed I/O, most of the newer generation of the interfaces and memories support an ever-increasing number of Training Modes...
    0 Comments
    Tags:
    Verification IP | ddr5 | VIP | JEDEC | Training Modes | lpddr5 | lpddr5x | memory models | DDR5DIMM
  • Vinod Khera
    LPDDR5 Verification from PHY to System Level
    By Vinod Khera | 4 Apr 2022
    LPDDR5 DRAM aims to serve a wide array of markets and plays a vital role in the system’s performance. These performance expectations make the whole system verification extremely challenging and become more complex as the project evolves from IP Level verification to Memory sub-system and System-level as you start integrating the memory pieces in the whole SoC. In this blog, I will be discussing how Cadence helps to overcome...
    0 Comments
  • ssalehab
    How to Verify JEDEC DRAM Memory Controller, PHY, or Memory Device?
    By ssalehab | 29 Mar 2022
    DDR Memory is an important part of a wide array of electronic system designs in various verticals like Data centers, Cloud computing, Aero-Defense, Mobile, or any other consumer devices. These industries continue to demand higher throughput, energy e...
    0 Comments
    Tags:
    Verification IP | Industry Insights | Functional Verification | DFI 5.1 | VIP | SoC | DFI | storage | DFI Technical Group | memory models | DDR-PHY | DDR-PHY Interface
  • Krunalkumar
    Addressing Hyperscalers' Requirements with Ethernet 800G
    By Krunalkumar | 17 Mar 2022
    Cloud computing, IoT (Internet of Things), machine learning, big data, and data centers are a few of those buzzwords levitating around digital transformation in recent years and we are quite familiar with these terms. These technologies have much of a demand for things like excessive speed, higher bandwidth, scalability, and accelerated processing power. Hyperscale computing provides an intelligible method of processing...
    0 Comments
    Tags:
    Ethernet 800G | Verification IP | Ethernet VIP | Functional Verification | Hyperscalers | data centers | Ethernet 400G | cloud computing
  • Nizar Hanna
    Training Insights - Embracing Datapath Verification with Jasper C2RTL App
    By Nizar Hanna | 8 Mar 2022
    Current verification techniques cannot keep pace with the growing arithmetic nature of today´s designs. With the advent of AI, cryptography, and other emerging domains, the amount of datapath in designs today is growing exponentially. These datapath designs typically involve arithmetic units doing integer, fixed-point, and floating-point operations for matrix multiplications, polynomial computations, FFTs, and many...
    0 Comments
    Tags:
    online | c2rtl | training | app | JasperGold | verification
  • Yeshavanth BN
    MIPI UniPro 2.0 for Higher Data Rate Transmissions
    By Yeshavanth BN | 6 Mar 2022
    MIPI specifications are widely used across the Mobile and IoT industries, mainly for applications like cameras, sensors, modems, storage, audio, displays and other peripherals. In the last few years, the Automotive industry has also started to adopt ...
    0 Comments
    Tags:
    UniPro | HS-LSS | VIP | MIPI
  • teamspecman
    Mind reading? Almost. Specman New Typo Error Prediction Feature
    By teamspecman | 4 Mar 2022
    Presenting Specman syntax error messages enhancement - provide suggestions to fix typos. Starting Specman 21.09, the next time you get a compilation error of the kind “no such variable xxx”, or “yyy does not have such a field”, Specman will try to include a suggestion to an existing name.
    0 Comments
    Tags:
    Specman | e
  • Vinod Khera
    Boost your CXL Verification From IP to System-Level
    By Vinod Khera | 24 Feb 2022
    Knowingly or unknowingly, we are consuming huge volumes of data from getting up early with Google/Siri, doing day-to-day work, using maps while driving till the time we call it a day and retiring in bed while watching Netflix. We expect all these to...
    0 Comments
    Tags:
    CXL | HIgh Speed Interconnect | PCIe | Compute Express Link
  • Neelabh
    Re-Timer – The Key for High-Speed Signal Transmission in USB4 Systems
    By Neelabh | 3 Feb 2022
    The objective of USB4 protocol to achieve high speed signal transmission and thereby providing high data bandwidths for protocol tunneling would not have been possible without USB4 re-timer. Like several other serial protocols where the generation-by-generation higher link speeds are being targeted, USB4 system too needs re-timers, whether On-board or in Active cables, to support 40Gbps link speed. Re-timers are protocol...
    0 Comments
    Tags:
    Re-timer | USB4 VIP | VIP | usb4 | usb4 router
  • MinL
    How AMBA CHI Specification Has Evolved
    By MinL | 24 Jan 2022
    In my previous article ( From AMBA ACE to CHI, Why Move for Coherency? ) I talked about how coherency needs have evolved from AMBA ACE to the highly successful and widely adopted CHI architecture. Since the introduction of CHI, Arm has continually refined the specifications with clarifications, improvements, and new features. Let’s take a quick look at each update and understand why they are important. 2017 (CHI...
    0 Comments
    Tags:
    Verification IP | Functional Verification | VIP | AMBA | CHI VIP
  • Krunalkumar
    5G Network Revolution for Enhanced User Experience and Industry Digitalization
    By Krunalkumar | 10 Dec 2021
    The emerging 5G network is the 5th generation of the cellular network. A 5G network allows handling a thousand times more traffic than today's networks. Not only is it faster than the 4G network , but it also has lower latency, faster connectivity, and greater bandwidth. 5G network revolutionizes autonomous driving, the internet of things (IoT), virtual reality (VR), and user experience in the entertainment industry...
    0 Comments
    Tags:
    eCPRI | Verification IP | Enhanced Common Public Radio Interface | 5G Network | Ethernet VIP | Functional Verification | Ethernet standards | Synchronous Ethernet | Funcional Verification | sync
  • MinL
    From AMBA ACE to CHI, Why Move for Coherency?
    By MinL | 6 Dec 2021
    Introduced back in 2011, ACE (AXI Coherency Extensions) grew from existing AXI protocol, to satisfy the cache coherency maintenance demands of SOCs with multi core processors and shared caches in smart phones, mobile computers, and servers. It added new channels for cache communication, extra signals to allow new transaction for coherency support, and five state model for caches. AXI + ACE Signals : ACE was designed...
    0 Comments
    Tags:
    Verification IP | ACE VIP | Functional Verification | VIP | coherency | CHI VIP
  • Krunalkumar
    Why is Ethernet Time-sensitive Networking (TSN) Adaptation So Rapid in the Automotive Industry?
    By Krunalkumar | 28 Oct 2021
    At a particular point in time, the automotive industry continued to add more and more sensors and electronic control units to vehicles. All these sensors and actuators used to connect through CAN and LIN buses. However, since the introduction of IVN (In-Vehicle Network), the industry has started replacing these buses with automotive ethernet. According to NXP , “Ethernet enables broadband connectivity with the necessary...
    0 Comments
    Tags:
    Automotive | Verification IP | SoC verification | IP verification | Ethernet VIP | Functional Verification | VIP | Ethernet standards | Automotive Ethernet | TSN
  • Shyam Sharma
    Single DRAM or Multi-DRAMs Memory Sub-system for Your Next SOC ?
    By Shyam Sharma | 10 Oct 2021
    Even with the DRAM capacity going up with each generation of DRAM, the demand for memory densities by variety of applications, is growing at even faster rate. To support these high memory densities and bus width requirements (that are typically more than what a single DRAM can support) almost all the new generation of memory sub systems and SOCs have multiple DRAM Dies combined to effectively create higher density...
    0 Comments
    Tags:
    Verification IP | ddr5 | Memory | DDR5 DIMM | JEDEC | lpddr5 | MMAV
  • Sangeeta Soni
    Verification of Integrity and Data Encryption(IDE) for PCIe Devices
    By Sangeeta Soni | 22 Sep 2021
    The concept of Trusted Execution Environments (TEE) was developed in the early 2000s to standardize key encryptions, end-to-end security and authenticity, and confidentiality of devices in a system. With the increase in computing and connected devices due to IoT, there are large number of applications which are installed or accessed by users in a server or mobile resulting in an increased probability of data being compromised...
    0 Comments
    Tags:
    security | funtional verification | pcie 5 | PCIExpress | encryption | PCIe | pcie gen6 | IDE
  • Nizar Hanna
    Training Insights - Addressing Security Verification Requirements with JasperGold SPV App
    By Nizar Hanna | 21 Sep 2021
    As a chip designer, you’re probably spending as much headspace on security threats as you are on traditional challenges like power, speed, and functionality . Recent microarchitectural vulnerabilities like “Meltdown” and “Row Hammer” that expose secure information like decryption keys were found only in post silicon after tape out. This shows that conventional simulation-based verification is insufficient to address...
    0 Comments
    Tags:
    online | CDC | training | app | JasperGold | verification
  • DimitryP
    Comprehensive Approach to Verification of Interconnect-Centric Systems
    By DimitryP | 20 Jul 2021
    Many of today’s SoCs are built around multi-layered, sophisticated interconnect IP components that link together multiple processor cores, caches, memories, and dozens of other IP blocks. These interconnects are enabling new generations of data servers and high-performance mobile devices. Being at the heart of SoCs, they introduce significant challenges to verification engineers both from functional verification and...
    0 Comments
    Tags:
    interconnect | scoreboard | SoC verification | Functional Verification
  • Claire Ying
    Why IDE Security Technology for PCIe and CXL?
    By Claire Ying | 19 Jul 2021
    The new cloud, AI, Analytics, and Edge usage models with exponential data growth and connection drive the evolution of high-bandwidth PCIe (Peripheral Component Interconnect Express) version 5.0 and 6.0, CXL (Computer Express Link) version 2.0 and 3.0. Every component can be envisioned as an attack vector in modern computational systems, especially PCIe and CXL components, which are part of the system HW root-of-trust...
    0 Comments
    Tags:
    Verification IP | Functional Verification | VIP | System Verification | simulation | verification
>