Explore the Cadence Community Forums to find and exchange in-depth technical information.

Featured

Verification

Why LLMs Are the Best Thing to Happen to Chip Design

By Kartik Hegde, Sr. Engineering Group Director We live in a world increasingly…

Corporate
• 7 min read
featured , chip design , AGI , LLMs

Corporate News

Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform

Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows…

Corporate
• 8 min read
featured , agentic ai , autonomy , NVIDIA , Super Agent

Corporate News

15 Years of Trust: Honda, Cadence, and the Future of CFD

What does it take to transform promising research into simulation technology that…

Corporate
• 3 min read
CFD , featured , Cascade Technologies , Aerodynamics , Honda

Data Center

Cadence at Yotta 2026: From Infrastructure Investment to AI Value

The AI industry has entered a new phase. The conversation is no longer all about…

Corporate
• 4 min read
featured , AI Factories , digital twin , Reality Digital Twin
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Artificial Intelligence (AI)

Autonomy Levels for Design Agents: L1 to L5 Explained

Agentic AI plays an important role in chip and system design, but not every “agentic…

• 8 min read
agentic ai , Design Agents , AI in chip design , AI Super Agents , AI

SoC and IP

Accelerating Physical AI Through Cadence Silicon Solutions and Arm Total Design

Physical AI is shifting artificial intelligence from centralized data centers into…

• 6 min read
IP , chiplets , physical ai , Arm CSA , ARM

Learning and Support

Your Verification Expertise Has Earned Recognition. Now Make It Visible!

Verification engineers spend years building expertise across multiple disciplines…

• 4 min read
digital badge , webinar , Cadence training

Verification

Not Every Byte in a UALink DL Flit Is a Payload

Imagine a cargo train carrying three kinds of shipments: the railway company's own…

• 8 min read
Verification IP , Flit Packing Rules , Data Link Layer , VIP , Flit Format , UALink

Verification

Secure Imaging Starts at the Sensor: Understanding SEP in MIPI CSE v2.0

Secure imaging starts at the sensor. How the SEP protocol in MIPI CSE v2.0 protects…

• 5 min read
MIPI CSE Verification , Verification IP , MIPI Alliance , MIPI CSE , VIP , Camera Security , SEP Protocol Verification , MIPI CSI-2

Data Center

Cadence at Yotta 2026: From Infrastructure Investment to AI Value

The AI industry has entered a new phase. The conversation is no longer all about…

• 4 min read
featured , AI Factories , digital twin , Reality Digital Twin

Verification

Verifying FSED in MIPI CSE v2.0 with Cadence VIP

Automotive camera systems face a threat model that goes beyond packet-level tampering…

• 6 min read
MIPI CSE Verification , Verification IP , FSED Protocol Verification , MIPI Alliance , Camera Security , CSE , FSED

System, PCB, & Package Design 

Available on Demand: Tackling the Complexity of Next-Generation IC Packaging

Learn how Cadence is addressing the challenges of complex IC packaging design and…

• less than a min read
NEMC , PCB Layout and routing , IC package design

Computational Fluid Dynamics

Professionals in CFD with Iva Papeš from Vertiv

In this special edition of Professionals in CFD , we step outside Cadence to spotlight…

• 7 min read
CFD , data center , Professionals in CFD , Vertiv , WomenAtCadence , women in engineering , Cadence Reality DC Design Software , Women in CFD

Verification

DisplayPort Adaptive-Sync: When Fixed Refresh Rate Is Not Enough

Displays are central to nearly every modern computing experience. Whether we are…

• 4 min read
DisplayPort , EDP , AdaptiveSync

Artificial Intelligence (AI)

What Agentic AI Actually Does in EDA

Electronic design automation (EDA) has always been about turning engineering intent…

• 8 min read
artificial intelligence , agentic ai , LLM , AI in chip design , AI-Driven Design , EDA , AI for design , ai in eda , AI/ML

Digital Design

From Wafer Maps to Yield: Modus Uses Wafer Analytics to Unlock Yield Improvement

Modern semiconductor manufacturing generates enormous amounts of test data. When…

• 2 min read
VLSI , DFT , MBIST , modus , Cadence Online Support , EDA , Semiconductor , cadencetraining , LBIST , diagnostics , Modus ATPG

RF /マイクロ波設計

RF 設計のためのエージェント型 AI: より迅速な実行を実現する実践的なアプローチ

Cadence AI によるエンジニアリングの生産性向上に向けたサポートとは RF 設計において最も有用な AI は、エンジニアリングの文脈から切り離された汎用的なアシスタントではありません…

• less than a min read
featured , agentic ai , Virtuoso RF , RF design

Digital Design

Master ATPG with Modus 26.1: AI-Assisted DFT, Smarter Diagnostics

The world of Design-for-Test continues to evolve, and Modus v26.1 introduces powerful…

• 3 min read
Cadnce , VLSI , DFT , MBIST , EDA , cadencetraining , SiliconDebug , ATPG , diagnostics , Modus ATPG

Verification

AMBA AXI5 MPAM: Control and Visibility for Shared Memory Resources

As modern SoCs become increasingly heterogeneous, the shared memory system has become…

• 6 min read
PMG , PARTID , AXI5 , MPAM , verification

Verification

Why Faster Isn't Always Better: UALink Transmitter Pacing Explained

Imagine two accelerators connected through a UALink link operating at full bandwidth…

• 4 min read
Transmitter Pacing , UALink , verification

Cadence Japan

3D-ICおよびヘテロジニアスインテグレーションによる高度なAIスケーリング

AIおよびハイパフォーマンスコンピューティング（HPC）設計が最先端プロセスノードへと進化するにつれて、設計イノベーションは個々のダイの枠を超え、3D-IC技術によって実現されるマルチダイ…

• less than a min read
Hetrogenenous , ヘテロジニアスインテグレーション , TSMC Certified design flows HPC , featured , 3D-IC , TSMC , マルチフィジックス解析 , japanese blog , AI , TSMC-COUPE

Learning and Support

Unlocking AI-Powered Verification Analytics with Xcelium SimAI App

Unlocking AI-Powered Verification Analytics with Xcelium SimAI App For engineers…

• 1 min read
xcellium , webinar , Cadence training

System, PCB, & Package Design 

AMBA Over UCIe: Building Coherent Multi-Die Systems

While CHI C2C brings coherence and protocol intelligence to multi-die architectures…

• 2 min read
ucie , chiplet , chiplet-based systems , CHI , SoC , MULTI DIE , AMBA
CDNS - Fix Layout Hompage