Cadence Community

3 Things You Didn't Know About MemCon 2016

By Steven Brown | 27 Sep 2016

Memcon is an event like few others, where SoC architects congregate to learn and debate the strategies of system design to keep up with the insatiable data/throughput demands of today’s electronics. The topics range from memory technology to system architectures, as captured in the MemCon 2015 Proceedings . While this year’s agenda will provide similar, updated information, there are 3 things you probably...

0 Comments

TAGS:

DDR4 | LPDDR4 | MemCon | DDR IP
DisplayPort 8K in Olympics 2020

By Priya Balasubramanian | 31 Aug 2016

If you’re anything like me, you’ve spent the last couple of weeks glued to the TV, watching the 2016 Olympics in Rio, cheering madly every time a favorite athlete was competing. In our household, the entire family gathers around our big-screen TV every evening, and as Olympic events are wont to be, most photo finishes are endlessly paused, still-forwarded, verdicts passed and debated. Time and again, I’m...

0 Comments

TAGS:

Verification IP | VIP | DisplayPort | Tensilica | Design and Verification IP
HoloLens Is at the Tip of the Tensilica Iceberg, With Processors That Scale to Any Embedded Application

By Neil Robinson | 29 Aug 2016

Microsoft provided details of their HoloLens HPU at HotChips this week, revealing the use of 24 optimized Tensilica processors to speed up all the sensor processing by up to 200x. The media has taken notice as well with reports appearing across all of the popular sites. What Microsoft did sounds pretty extreme; creating a processor to make it run their algorithms in fewer cycles so as to keep both the performance high...

0 Comments

TAGS:

IP | controller | Tensilica | augmented reality
MIPI DevCon 2016 – Mobile and Beyond

By Steven Brown | 23 Aug 2016

MIPI DevCon 2016 – Mobile and Beyond The word “beyond” may bring up thoughts of the new Star Trek Beyond movie, or for those of you who are fascinated by real space travel, the National Aeronautics and Space Administration (NASA) . Maybe that’s why the first MIPI Alliance® Developer’s Conference will be held in, Mountain View, California , near the NASA Ames Research Center . The real...

0 Comments

TAGS:

MIPI Alliance | ADAS
Less is More With MIPI I3C

By Jacek Duda | 22 Aug 2016

There is little doubt that Internet of Things has become the next big thing in business, in particular in semiconductor IP. The growing number of devices monitoring and adjusting our surroundings – lighting, temperature, sound volume and others has exploded in the recent years, and actually, so did the number of pins within an SoC that is needed to connect them all. Also, the use cases for the new generation...

0 Comments

TAGS:

peripherals | IoT | MIPI | i2c | sensors | hdr | I3C | sensewire | hub
10 New Protocols to Design and Integrate Your SoC in Record Time

By Ann Keffer | 16 Aug 2016

This month we released 10 new Verification IP for leading-edge protocols! Did I say 10? Yet again, we continue to be first in the market with support for protocols used in leading-edge applications like video-on-demand, cloud computing, big data, and higher resolution videos that are used in the automotive, mobile, enterprise networking, and consumer industries. What are those 10 protocols that will help you design...

0 Comments

TAGS:

SPI NAND | Verification IP | VIP | MIPI | DisplayPort | USB | DSI | octal spi | Ethernet | Tensilica | design | Type-C | and Verification IP | USB UFS
What’s New with Hybrid Memory Cube (HMC)

By Priya Balasubramanian | 15 Aug 2016

Hybrid Memory Cube (HMC) is a memory architecture that was developed by Micron in 2011. It was developed in response to the high-bandwidth, high-efficiency memory requirements of multi-core processing in supercomputing and advanced network systems. HMC represents a fundamental and key change in how memory is used in the system. By placing intelligent memory on the same substrate as the processing unit, each part of the...

0 Comments

TAGS:

Verification IP | VIP | HMC | HMC Memory | ip cores | hybrid memory cube
Building the Cars of the Future

By Priya Balasubramanian | 15 Aug 2016

The big buzz in the automotive industry lately is autonomous driving vehicles. Companies like Mercedes, BMW, Google, and Tesla have already released, or are soon to release, self-driving features that give the car some ability to drive itself. Several other companies are also currently working on this technology. As a result, future cars will be equipped with sensor clusters, more computing power, Car2X communication...

0 Comments

TAGS:

Verification IP | VIP | Automotive Ethernet | CAN | automotive electronics | Ethernet | Design IP and Verification IP | Lin
The Evolution of MIPI DSI

By Priya Balasubramanian | 10 Aug 2016

The MIPI DSI specification has come a long way from the days of its early introduction targeting mainly mobile applications to today, where it is finding use in very different industries like automotive and IoT. This evolution has been further expedited due to the introduction of the C-PHY. The Display Serial Interface (DSI) is a specification by the Mobile Industry Processor Interface (MIPI) Alliance, which was aimed...

0 Comments

TAGS:

Verification IP | MIPI Alliance | IoT | VIP | MIPI | DSI | Tensilica | design | Internet of Things | and Verification IP
Fastest Octal SPI Flash Interface Available Now From Cadence

By Zachi Friedman | 2 Aug 2016

Flash memory is being utilized in computers and electronic devices found in Automotive, IoT, Drones, Connected Home, and other emerging applications, demanding ever higher transfer rates and lower latency. Expanding the flash Serial Peripheral Interface (SPI) accesses to 8 I/Os (hence Octal SPI) increases the Serial NOR Flash throughput and provide a more efficient solution for emerging applications, while providing backwards...

0 Comments

TAGS:

PHY | octal spi | spi | nor flash
Cadence at Flash Memory Summit 2016: Octal SPI, eMMC 5.1, ONFi 4, and Tensilica SSD Solutions

By Priya Balasubramanian | 2 Aug 2016

If you design with flash memory components or IP solutions, head on over to the Santa Clara Convention Center to attend the Flash Memory Summit that is being held August 9-11 in Santa Clara, California. Cadence recently announced a partnership with Micron to support Micron’s high-performance, low pin count XTRMFlash interface as part of its controller IP portfolio. This new and faster NOR flash is going to revolutionize...

0 Comments

TAGS:

Verification IP | Design IP | Memory | VIP | Tensilica | semiconductor IP | Design and Verification IP | Design IP and Verification IP | memories
Needs of Energy-Efficient Networking While Using 10 Gigabit Ethernet

By Steven Brown | 20 Jul 2016

Growing deployment level of 10 Gigabit Ethernet in datacenters and automotive infotainment is driving the demand and the connectivity needs of a broad range of high-end, energy-efficient networking and computing applications. Energy-efficient networking in server area basically means elimination of packet loss, server virtualization with support for several applications and operating systems on a server; all by...

0 Comments

TAGS:

10G-KR | Ethernet
Doing Away With the Docking Station

By Priya Balasubramanian | 20 Jul 2016

My docking station with the rat’s nest of wires dangling from behind it could be going the way of the Dodo bird soon, thanks to USB Power Delivery (PD) protocols and USB Type-C connectors. The traditional docking station that we all know and hate, typically looks something like the picture below. This is a photo of my docking station at work. These docking stations have 3 main problems: There is a...

0 Comments

TAGS:

USB 3.0 | Verification IP | Docking station | Tensilica Design and Verification IP | VIP | DisplayPort | USB | power delivery | USB3.0 | USB 2.0 | Type-C | USB connector | Alternate Mode | USB 3.1
PCI Express Trends and News at PCI-SIG 2016

By Steven Brown | 18 Jul 2016

PCI-SIG Developers Conference 2016 is now history, taking place at the Santa Clara Convention Center at 28 th -29 th June, once again proving it’s not an event you want to miss. With PCIe 4.0 standard maturing, we’re seeing a lot of action in the market, though there are questions that have to be answered. There were questions about PCIe 5.0, and though it will become an important project, the SIG wisely...

0 Comments

TAGS:

PCIe Gen4 | 10G-KR | SerDes | PCI Express
How to Create a Working IoT Sensor in One Month

By Steven Brown | 28 Jun 2016

Cadence and ARM have created an IoT IP reference sub-system that can speed system development, enabling rapid prototyping and reducing time to market. The sub-system contains a processor and a set of peripherals that are typical for IoT sensors, giving a design team access to required functionality. Thus, the engineering effort is spent configuring the system, connecting the data stream to the cloud, and developing the...

2 Comments

TAGS:

sensor | IoT | ARM | IoT subsystem | IoT sensor
Can You See Me? Putting Neural Networks in Everyday Devices

By Neil Robinson | 20 Jun 2016

Neural networks have become very popular today due to their use in leading-edge technology like deep learning machines, artificial intelligence, and virtual reality. Neural networks offer a powerful way to extract meaning in recognizing objects and actions within a visual stream. It's a topic with a lot of buzz today, and as the use of it becomes more and more pervasive, it’s just a matter of time before the...

0 Comments

TAGS:

CVPR | Chris Rowen | Computer Vision | Tensilica | neural networks | cnn | image processing
The PCIe 4.0 Era Continues at PCI-SIG Developers Conference 2016

By Steven Brown | 20 Jun 2016

PCI-SIG is a leading event in cloud infrastructure transformation, which is markets all over the world. We see a lot of market forces at work, creating urgency for PCIe Gen4 dynamics. Designers, system architects, engineers and engineering managers will be the driving force behind another PCI-SIG event. Taking place on June 28-29 2016 at the Santa Clara Convention Center, California, this prestigious event is filled with...

0 Comments

TAGS:

PCIe Gen4 | 10G-KR | SerDes | PCI Express
IP Group @ 53rd DAC – Veni Vidi Vici

By Steven Brown | 17 Jun 2016

Another DAC, and this year someone put a jalapeno in my margarita at the Denali Party . The burn came on slow, and was merciless. So we all yelled “Carpe Diem!” The really good news is that there was a lot of traffic at the floor show, and we seemed to garner the largest crowds. Overall attendance was strong. And we saw increased interest in customers talking with our IP technical experts at the Expert...

0 Comments

TAGS:

DAC | Verification IP | IP | DDR4 | LPDDR4 | SerDes
Compatibility Is Good, But Compliance Is Better—Certifying for VESA DisplayPort

By Jacek Duda | 14 Jun 2016

For all IP providers, the ultimate proof of quality of their product is certification for standard compliance. Exhaustive testing conducted by third-party labs or at compliance workshops assess the behavior of the component across variety of conditions that can take place in customer’s application. Passing the compliance suite helps both convince existing prospects, as well as promote to get new ones. Cadence...

0 Comments

TAGS:

IP | Jacek Duda | DisplayPort | MHL | USB | compliance | VESA | HDMI | Alternate Mode | certification
DAC 2016—Drink from the Expert Bar and Then at the Denali Party

By Steven Brown | 2 Jun 2016

Black-belt interface and memory protocol technologists will be at your disposal at this year’s DAC (Design Automation Conference) in Austin, Texas, June 5-9. You have to sign up for some activities, so please read carefully and don’t leave everything to the last minute. The Cadence Theater is located in our booth #107, and is a place to hear from our customers and partners about Cadence IP. You can see the...

0 Comments

TAGS:

DAC | IP | Denali Party | Denali
16Gbps Multi-link, Multi-protocol SerDes at the 21st IEEE European Test Symposium

By Steven Brown | 1 Jun 2016

The 21 st European Test Symposium (IEEE EST) took place in Amsterdam (Netherlands) from May 23 rd -27 th . With all the ideas and challenges in designing applications and with new trends in the area of electronic-based circuits and system testing, it was good to focus on some of the other important topics of achieving system success and a future-proofed design. And Cadence had the SerDes experience to share. The presentation...

0 Comments

TAGS:

16gbps | PCIe Gen4 | SerDes | Multi-link | multi-protocol
What Memory Best Fits Your Application?

By Steven Brown | 27 May 2016

With highly effective DDR4 and LPDDR4 class memories, it’s not always easy to know what kind of memory will best fit the needs of your application? What is the optimal compromise between keeping costs in check and optimizing performance? To answer that we have to take a step back and look at the history of the DDRs. In the PC memory area, we have the DDR2, DDR3 and DDR4. On the LPDDR front there are LPDDR2, LPDDR3...

0 Comments

TAGS:

DDR4 | LPDDR4 | 4266 | 3200
Continued Strength of the Design&Reuse IP-SoC India

By Steven Brown | 25 May 2016

Design&Reuse events are always exciting for their draw of an IP-centric audience. This year’s event was held in Bangalore, on April 6 th , and drew over 130 attendees. Experienced IP providers, fables IC vendors, external IP managers, internal reuse managers, foundries IP portfolio managers, IP market analysts, IP standard gurus. The scope of event is impressive, as represented by the breadth of presented concepts...

0 Comments

TAGS:

PCIe Gen4 | 10G-KR | SerDes
Cadence and Hardent demonstrate high resolution display interface for Automotive

By Steven Brown | 28 Apr 2016

At Cadence we aim to enable our customers’ need to reduce their own design time and effort. That’s why we have worked closely with Hardent to develop a proven and integrated solution for MIPI Display Serial Interface and VESA Display Stream Compression IP. It provides visually lossless compression that reduces bandwidth by up to 3X. The demonstration of this solution first took place at CDNLive in Silicon...

0 Comments

TAGS:

Hardent | Design IP | MIPI Alliance | CDNLive | DIP | MIPI | DSI | DSC
High Speed East-West Interconnect at the Open Server Summit

By Steven Brown | 28 Apr 2016

This year’s Open Server Summit served up plates full of data…if it wasn’t obvious, there’s more data coming. And then more for dessert. So much so that the challenges seem insurmountable to some. Others see huge opportunities, or a need, to disrupt the server market. Or to change the architecture of these systems to better handle new demands. According to Cisco Systems, annual datacenter traffic...

0 Comments

TAGS:

PCIe Gen4 | 10G-KR | SerDes

Tensilica, Design, and Verification IP Blogs

Cadence Community