Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Using traditional analog solvers for top-level, mixed-signal SoC simulation is inefficient and impractical. Intrinsix, a design services firm, recently evaluated an alternative solution called real number modeling (RNM). This solution makes it possible to use real numbers in a digital simulation, letting engineers model analog circuits at near-digital speeds. RNM support in the Cadence Incisive platform includes the wired real (wreal) data type defined by Verilog-AMS.
In this interview Ron Airey, principal verification engineer at Intrinsix, talks about his company’s experience in using RNM for a sigma delta modulator (SDM) SoC. The SoC included sigma-delta data converter IP from Intrinsix, as well as digital filters and a DSP block.
Q: Ron, what are your primary challenges with mixed-signal SoC verification?
A: The problem we have is that the analog and digital parts of the design are tested standalone. Our challenge is to develop an integrated mixed-signal verification environment that would allow us to test the SoC at the system level, and verify the interconnect between the analog and digital boundaries. It will give us a lot more confidence that we can have the full SoC tested before it’s handed off to the engineers who are routing the chip.
Q: What’s the drawback of testing analog and digital blocks separately?
A: A lot of times we’ll have signals that go between the [analog/digital] boundaries. There could be clock domain crossings. Control signals could go back into the analog portion. If you don’t have a fully mixed-signal verification environment, you can’t test the full system.
Q: How have you been verifying digital blocks?
A: We take a digital serial output from the analog simulation, capture that in a file, and use that as input stimulus to the digital portion. We can completely test the functionality of the digital side with that approach. But a couple of things are missing. One is top-level testing of the whole SoC. Also, we’re sort of limited by how many input files we have. When we rely on files from the analog guys, we have to ask them to re-run long, long simulations. If we had a model for the analog portion, we could do runs of randomly constrained input stimulus through the analog model.
Q: What’s the advantage of the RNM approach?
A: Instead of using in-line real values in SystemVerilog, I can capture the whole model in a single module and reuse it across projects. One of the most interesting things for me was the ability to do port declarations on the module itself. We couldn’t do that with SystemVerilog.
Q: What about the speed of simulation?
A: That’s a very big advantage. Before, we were relying on the analog guys to feed us digital files resulting from long simulation runs on the analog side. Now we’re completely in the RTL event-driven simulation realm. It’s a clear win.
[Note: Information provided by Intrinsix states that an SDM simulation that would take three hours with Verilog-A, or three days at the transistor level, runs in under 10 minutes on the Incisive Enterprise Simulator using Verilog-AMS wreal modeling.]
Q: Can you control the entire mixed-signal simulation from the digital testbench?
A: Yes, absolutely.
Q: Why use wreal as opposed to real data types?
A: Port declarations are one of the big differences. You can’t use real as a port declaration on a module. I also thought I’d be able to take advantage of using wreal with multiple drivers, but in this case we don’t have multiple drivers.
Q: Where are you going from here?
A: We see [RNM] as one approach to solving our problems. We’re certainly going to explore others.