Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
One of the biggest challenges facing NVidia is the verification of software
applications in the context of overall system designs, according to Narendra
Konda, director of hardware engineering at NVidia. Konda was a speaker at the
Cadence EDA360 introductory event
at the San Jose Tech Museum
April 27, and he spoke about his company's experience with the Palladium
XP verification computing platform, introduced April 26.
Cadence is positioning the Palladium XP, which integrates
emulation, acceleration, and simulation, as a step towards the System
Realization aspect of EDA360, which seeks to enable integrated
hardware/software platforms ready for applications deployment. That's what
semiconductor companies such as NVidia are now expected to provide. To do so,
it is very helpful to test applications in a real-world environment before
silicon is available. This requires both accuracy and speed.
Narendra Konda spoke
at an EDA360 introductory event for press, partners and customers.
Konda left no doubt about the importance of software applications
at NVidia. He noted that the company has multiple software teams developing a
wide range of applications for its GPUs, and not just graphics applications,
but compute-related tasks as well. Many different operating systems must be
supported - Windows, Linux, Apple, and others. NVidia wants to make sure
applications will work before silicon is finalized.
"Before silicon comes back from the fab, I want to be able
to run all my applications, all my games, all my workloads, and make sure they are
100 percent working at the system level," Konda said. "Once I can run all my
applications, I can be comfortable the system is ready to go." This means
NVidia needs to bring its largest GPUs into the verification environment.
That's pretty big. NVidia GPUs, Konda said, have up to 3 billion transistors
and 512 processor cores, providing the compute power of a "supercomputer" a
Konda identified three system integration steps. One is to
design and verify the silicon itself. Another is to plug the silicon into a
representation of the overall system (such as a PC) and verify that the GPU
works at a system level. A third is to run lots of software applications on the
With pure simulation, Konda noted, running a single application
could take days or weeks. That's unacceptable. "We cannot be productive, or get
a chip out on time, if one simulation takes a week to ten days. We want to run
at several megahertz, but simulation runs at kilohertz." (Palladium XP
emulation runs at 2-4 MHz).
Low power design is another concern. "I want to run power
analysis and get feedback really fast," Konda said. "Once I analyze what kind
of power the device is consuming, I can make architectural decisions or
redesign the chip to reduce power."
Palladium XP, Konda said, "brings together software people,
hardware people, and marketing people." Marketing people? Yes, he said,
marketing people can leverage a hardware model to run rapid what-if scenarios
and decide what capabilities they really want a new chip to provide, based on
At the end of the day, System Realization is about company
culture as well as new tools and methodologies. "Unless people start talking to
each other, it's really hard to do the integration," Konda said. "I think [Palladium
XP] is one place where all the teams interact in real time."