Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Cambridge Analog Technologies is a provider of
high-performance, high-precision, ultra low-power analog IP that is sold to
designers of mixed-signal SoCs. It is challenging to design and verify this kind
of IP in the first place, and the company faces the additional challenge of
making it easy for its customers to integrate and verify the IP in the context
of the SoC.
In the video interview embedded below, Kush Gulati, Cambridge Analog Technologies CEO,
talks about his company's offerings, the need for integration-optimized IP, and
what verification his company does and what its customers need to do. This
interview took place at the Cadence booth at the recent Design Automation
If video does not launch, click here
Here are a few additional points not included in the video
clip. Gulati said his company eases integration challenges by providing
integration guidelines, extensive support, and training, with regular meetings
"all the way to GDSII." He noted that getting analog IP to work in noisy
digital SoCs is a major challenge, and that analyzing noise effects requires very
long simulations. While much progress has been made with simulation speed, more
is always needed. Substrate modeling is also becoming an important capability.
One point that emerged during this interview is that
integration-optimized IP, a concept discussed in the EDA360 vision paper, needs to be
developed for analog as well as digital blocks. In fact it may be even more
important for analog, given the difficulties of integration into mostly digital
SoCs. As Gulati said in the interview, "I think EDA360 is a great concept,
inasmuch as it takes into account the ecosystem of SoC manufacturers and IP
providers and EDA...I think it definitely can apply to analog/mixed-signal as