Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Over a year ago I wrote a blog entitled, "Whatever
Happened to Statistical Timing?" A Cadence webinar earlier this week
provided one answer - it's becoming part of a continuum of capabilities for
on-chip variation (OCV) analysis, and will most likely join the mainstream at
32nm and below.
Entitled "Getting back timing margins: Traditional OCV
alternatives," the webinar was the first in a series of Digital
Implementation and Signoff webinars that will be rolling out over the next
few weeks. In this initial webinar Mike Jacobs, senior product manager at
Cadence, started with a basic explanation of OCV and then described a range of
potential analysis capabilities.
As the name suggests, OCV represents variation across the
die itself. This includes random variations (doping fluctuations, gate oxide
thickness) and systematic variations (lithography, CMP). OCV is serious
business at advanced process nodes. It can cause chips to fail, or result in
excessive margins that prevent chips from meeting their performance or power
targets. Traditional OCV uses a lumped de-rating factor and is, as Mike said,
"inaccurate and pessimistic."
A Range of Solutions
Mike described a range of solutions that might be
appropriate at different process nodes (numbers mine):
0 - No OCV at all. Probably okay at 130nm
1 - Traditional OCV
with a "lumped" de-rating factor, which typically applies only to clock nets. May
work down to 65nm.
2a - Location-based
OCV (LOCV). The foundry gives you a set of tables, most likely for
stage-based (random) variation, with de-rating factors for different types of
paths and cells. LOCV uses logic level, cell complexity, and physical location
to select optimal de-rating factors. Good approach for 65nm, possibly
applicable down to 28nm.
2b - Advanced
stage-based OCV (AOCV). Main difference from LOCV is that you can apply
weighting factors to individual cells in a design. Again, 65nm-28nm.
3 - Design-specific
statistical OCV. If you have access to a statistical library, and don't
want to run a full statistical static timing analysis (SSTA), you can use
statistical analysis to generate OCV de-rating factors and then view the same
timing reports you'd see with static timing analysis (only more accurate). Most
likely use is at 32/28nm.
4 - Statistical
static timing analysis. Full SSTA returns statistical distributions rather
than best case/worst case absolute numbers, potentially saving dozens or
hundreds of corner-case runs. In addition to a highly accurate OCV analysis,
you can determine which percentage of chips will yield at a given frequency.
While used by a few early adopters today, the "sweet spot" for full SSTA will
be at 32nm and below.
So rather than a new "tool" or methodology, SSTA is just an
additional capability -- albeit a very powerful one -- for analyzing variability.
This may help explain why SSTA, once seen by some observers as the "next big
thing" in IC design, has kind of faded from public view in the past few years. The
Timing System has quietly supported full SSTA for some time, along with the
other capabilities listed above.
Upcoming webinars in the Digital Implementation and Signoff
Webinar Series include the following. All take place at 10:00 am Pacific time.
Registration and information is available here.
The webinars will be archived here
roughly one week after each live presentation.
Dan -- I think there could be a place for both gate-level and transistor-level SSTA, but I would expect the latter only on a handful of the most critical paths.
I'm curious if gate-based and cell-based SSTA tools will give way to transistor-level SSTA tools because of accuracy concerns. What do you think?