Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Standards are living, evolving entities, and SystemC -- standardized in 2005 as IEEE 1666 -- is no exception. This language, which has become indispensable for virtual platforms, high-level synthesis, and transaction-level modeling (TLM) design and verification, is undergoing a new revision this year. Here's a brief preview of what to expect.
Every IEEE standard must be reviewed at least every five years, and updated if necessary. In 2010, the IEEE 1666 working group developed a language reference manual (LRM) for an updated version of SystemC, which is currently under review by the working group. Main features of the update include:
Stan Krolikoski, group director of standards at Cadence, chairs the IEEE 1666 working group. He expects that the new revision (P1666-2011) will go to ballot late in the first quarter of 2011, and will probably attain full confirmation as an IEEE standard by the end of 2011. He noted that representatives from over 25 companies actively participated in the standards update.
While the inclusion of TLM-1 and TLM-2 in P1666-2011 represents the IEEE stamp of approval, it doesn't result in significant core language changes. Two features that do result in language changes, process control constructs and named events, are described further below. Thanks to Stuart Swan and Bishnupriya Bhattacharya of Cadence, both of whom have been heavily involved with P1666-2011, for providing the following information.
Process Control Constructs
Processes are the basic behavioral entities in SystemC, and they run under the control of the SystemC kernel scheduler. An application can influence how and when a process is scheduled, but prior to P1666-2011, SystemC lacked a direct API for controlling one process from another. The new process control constructs make it possible for one process to suspend-resume, disable-enable, or kill/reset another.
The new constructs facilitate testbench modeling. For example, with a complex stimulus generator, you might want to have one block suspend stimulus generation for a period of time, then resume it. Process control constructs also make it easier to model low-power systems where transitions are occurring between different power modes.
Another important use of process control constructs is to allow modeling of asynchronous resets or triggers. For example, a graphics co-processor inside a laptop computer may be in the middle of some graphics processing when the laptop goes from AC power to battery power. The co-processor may need to immediately switch to a low-power mode. One way to model this is to allow a process to throw a user-defined C++ exception into another process. This capability is provided by the new constructs.
Process control constructs are based on a specification written by Cadence and submitted to OSCI several years ago. They are already supported in the Cadence Incisive Enterprise Simulator. A Cadence paper describes further details.
Objects in SystemC have hierarchical names that are distinct from variable names, a feature that is very useful in debugging. But events in the 2005 SystemC standard do not have names. The event naming proposal originated by Cadence rectifies this discrepancy, making it much easier to track events during debugging. The named events feature is currently implemented in the Incisive Enterprise Simulator.
After the IEEE standardization process is finished, Stan noted, the ball goes back to OSCI, which will develop the next contributions to the IEEE. Meanwhile, OSCI is continuing to work on aspects of SystemC that are not currently part of the IEEE standard, such as analog/mixed-signal extensions and a synthesizable subset. A brief overview of OSCI working groups is available here.
A standards-based ecosystem is a crucial part of the EDA360 vision. And few standards are as important to that ecosystem as SystemC. P1666-2011 is thus a significant milestone for the EDA and semiconductor industries.