Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Developing memory IP isn't easy - it's repetitive full-custom work that requires verification of many possible configurations. While full automation isn't possible, there are ways in which design tools and methodologies can make the task much easier. A recent conversation with engineers at Kilopass Technology illustrated some of the challenges they face, and ways in which they're easing the flow using several advanced features in the Cadence Virtuoso IC 6.1 release.
Kilopass develops one-time programmable (OTP) non-volatile memory (NVM) intellectual property blocks. The company sells hard IP to IDMs and fabless semiconductor companies, who integrate the IP into systems-on-chip. Kilopass' latest product line is Gusto, offering up to 4 Mbits memory.
I recently talked with Bill Ip, principal engineer, and Shiang-Mei Heh, layout manager, about memory IP design and the work they're doing at Kilopass.
Challenges of OTP Memory IP
Kilopass provides IP for process nodes ranging from 180nm to 40nm, and 28nm is under development. All the usual challenges of small geometries apply - design for manufacturability (DFM), design rules, lithography. Yield enhancement is an important part of memory qualification, and it's difficult to predict yield loss for a new process until silicon comes back from test runs. "It's not a straight CMOS transistor," Heh said. "We cannot use a CMOS calculation to get to the [yield] answers."
With memory sizes that range from 1 Kbits to 4 Mbits, designers must create models for many different configurations. As a result, Ip said, it takes a long time to get through the verification process. Each configuration needs to be qualified for at least five corners. If anything doesn't work the designers have to go back and modify the layout, resulting in long cycle times.
While most Kilopass customers employ a top-down approach to build their SoCs, the development work at Kilopass is bottoms up. Designers start with a "one and a half" transistor bit cell and then replicate it horizontally and vertically to build more complex arrays. "We have to determine transistor dimensions and spacing between poly to get it right, and at new process nodes everything is totally new," Heh said. Designers end up trying many different memory sizes, and then they have to run test vehicles to see what works.
Bringing in Automation
Ip said that 80 to 90 percent of the Kilopass IP design work is purely handcrafted, but there are some control logic blocks that go through a digital place and route process. These are usually shipped to outside contractors who may use Cadence or Synopsys tools for this task. One Virtuoso IC 6.1 feature that's very helpful, Ip said, is its use of the OpenAccess database. "They [contractors] give us the data and we can do our edit here in Virtuoso. If we have an ECO in a control block we can ship it back to them and they can work on the same database," Ip said.
Most device designers don't have layout expertise, Ip said, but there's a feature in Virtuoso IC 6.1, called Design Navigator, that's very helpful to them. This is a feature that lets designers open a layout they're not familiar with and identify cells with a given dimension.
Virtuoso IC 6.1 can also help automate repetitive tasks and is useful in building memory arrays, Heh noted, because engineers build a memory cell and then repeat it. "You can generate the same layout, but in different configurations," Ip added. He also noted that the circuit designer can do a "representative layout" that helps determine the placement of critical blocks.
Another Virtuoso IC 6.1 feature allows Kilopass circuit designers to place constraints in the netlist, thus preserving the designer's intent in a way that's understandable for the layout engineers. "They can put in parameters and comments and we can see them on the screen," Heh said.
Analog "Automation" is Possible
Ip observed that Virtuoso IC 6.1 is rich in features and has "more than we can utilize." He said he'd like to take a training class "so we could learn about some of the hidden features we're not using right now."
Is custom/analog "automation" an oxymoron? Not necessarily, Ip said. "I think layout automation can really help analog designers, especially in tight spots or with different aspect ratios," he said. "If the tool is easier to use, designers will contribute more." On the layout side, he'd like to be able to use an "if-else" kind of capability to change width and length and run extraction and simulation. "I'd like to get all those things in one pass," he said.