Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
What are the most important system on chip (SoC) interfaces that design and verification engineers need to understand? A "top ten" list presented at the August 25 Verification IP (VIP) seminar at Cadence included some old standbys and some new and emerging interface specifications. The list was provided in the opening session of the seminar, which provided an in-depth look at the Cadence VIP Catalog and presented case studies showing the verification of AMBA4 ACE, PCIe Gen3, USB 3.0, and DDR4 interfaces.
In the opening session Tom Hackett, Cadence product marketing manager for VIP, cited "two revolutions driving massive change in the electronics ecosystem." One is the Mobile Revolution, in which mobile devices are replacing PCs. Part of this revolution is what Hackett called "the triumph of the app," including media apps, business apps and physical apps. The second revolution is the Cloud Revolution, which is "providing the hub for the mobile world" in two ways - by allowing the on-line storage of data, and by providing access to software running on remote servers.
Hackett noted that system interfaces play a key role in both the mobile and cloud markets. "The biggest single challenge impacting mobile and server projects," he said, "is your ability to master the verification of these interfaces. This work will directly influence the end user's experience."
The 10 Essential SoC Interfaces
Hackett divided his "top ten" list into two portions. The first five interfaces, shown below with his comments, enable mobile technology. Included here are new and emerging interfaces such as MIPI LLI, LPDDR3, and UFS.
The next five interfaces enable cloud technology.
"Your job as a verification engineer," Hackett told the audience, "will be to master these interfaces." VIP can help, he said, by automating the verification of standard interfaces, checking protocol compliance, verifying host and device designs, and generating and driving test sequences. The newer protocols are so complex that home-grown VIP could take engineer-years of development.
Hackett's presentation also discussed the Cadence VIP Catalog. The following two figures show VIP components (blue) and memory models (yellow) available in the catalog. These VIP components and models run on all major simulators. Further information is available here.
I was having lunch with a former co-worker of mine yesterday and he was telling me that he'd interviewed for a position where he was asked about his knowledge of 10 different interfaces, including many of the ones mentioned above. It seems that you need to be multi-lingual these days to get a job.
Good point Muhammad. The cost of internally-developed VIP is actually quite high. Customers have quoted "man-years" of development time for complex interfaces and that doesn't include the cost of cultivating dedicated protocol experts in the first place. We do see more customers starting to look at these internal costs and being more open to external VIP, especially when they can get production-proven VIP off-the-shelf. That lets them focus on debugging their chips instead of debugging internally-developed VIP.
I agree with interfaces but I have reservation on VIP.
I have been working in the design verification for more than a decade. VIP has very low penetration in the real DV environments due to its cost. Companies are willing to pay their engineers to develop custom solutions but never pay to the VIP vendors.
Thanks for the perspective. The "top 10" will always be a moving target, but I chose Ethernet 40G/100G in the networking space for its potential to further consolidate storage area networks onto the Ethernet backbone. As for other top 10 candidates, Thunderbolt is one we are keeping a close eye on.
This is a good list to start with but I wonder if the Cloud computing interfaces may undergo a change. As the Network and the Server markets merge to meet the cloud requirements we are seeing Interlaken and QPI as emerging interfaces which will complement these.