Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
The annual Phil Kaufman award, which honors individuals who have made a significant impact on electronic design automation, is the EDA industry's equivalent of the Nobel Prize. This year's award was presented Nov. 8 at a dinner event in San Jose, California, sponsored by the EDA Consortium and the IEEE Council on EDA (CEDA). The recipient was Dr. C.L. David Liu (right), a longtime professor in both the U.S. and Taiwan and one of the academic founders of EDA.
In my many years of EDA reporting I never talked to Dr. Liu, but if it were not for his industry contributions, I wouldn't have had as much to write about. Several times at the dinner, Dr. Liu was hailed as the man who "led the transformation from ad-hoc EDA to algorithmic EDA." He developed many of the mathematical foundations of tools like floorplanning, routing, placement, and synthesis. He also contributed heavily to embedded software development and wrote several key textbooks on computer science.
Here are a few quick facts about Dr. Liu's career (and so-called "retirement"):
I learned a lot more in a speech by Jason Cong, professor at the University of California at Los Angeles, who admitted he was a bit nervous speaking in front of (and about) his former PhD advisor, Dr. Liu. Speaking of the award nomination process, he asked, "how many EDA pioneers are on the board of a major semiconductor foundry, several major fabless semiconductor companies, president of a prominent international research university, PhD advisor to a Turing award winner, and has his own radio talk show? We believe the answer is exactly one, and that's Dave."
Cong outlined Dr. Liu's career in more detail, including his first Design Automation Conference (DAC) paper in 1982, and his receipt of a DAC Best Paper award in 1986 for some foundational work in floorplanning algorithms. In addition to floorplanning, Cong said, Dr. Liu's contributions are reflected in over-the-cell channel routing, performance-driven placement, scheduling, and optimal clock period FPGA mapping. "The breadth of Dave's work covers the entire implementation flow, from routing to placement to logic synthesis and behavioral synthesis," Cong said.
Dr. Liu's work isn't just about EDA. A 1973 paper on Rate Monotonic Scheduling (RMS) describes algorithms widely used in real-time embedded systems today, and the paper has received over 7,000 citations (in academia, 100 citations is considered "good"). Dr. Liu also wrote or co-authored several computer science textbooks. If you've studied computer science, you may have used one of these:
Cong said that Dr. Liu is humorous, humble and a great speaker, and Dr. Liu exhibited all these qualities in a short acceptance speech. "Thank you for reminding me how grateful I should be," he said. "When I look at the impact of electronic design automation on this multi-billion dollar semiconductor industry, when I look at EDA by itself, when I look at all the intellectual giants, the industrial leaders, and the young, energetic minds in our profession, I am humbled and so fortunate that I could be a small player in this great landscape."
It seems the rest of us are fortunate for Dr. Liu's contributions.