Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
If you've run simulation, you have probably used scoreboards to check that outputs properly match inputs. As revealed in a newly archived webinar, there's an easy way to use scoreboards with formal verification. It requires a slightly different methodology, but it turns out to be a good way to quickly find data transport bugs.
The webinar, titled "Quickly Find Data Transport Bugs with Formal Scoreboarding," was presented Nov. 17, 2011 by Joerg Mueller, solutions engineer at Cadence. It's available on demand to Cadence Community members by registering here.
At the start of the webinar, Mueller noted the "conventional wisdom" that formal verification works for control logic but not at all for datapath. The fallacy, he said, is that people who make that claim aren't distinguishing data transport from data transformation. While data transformation continues to be difficult for formal technology, "data transport is a sweet spot if you apply the right methodology," Mueller said. Scoreboarding is a classical approach to datapath checking, and a modified approach to scoreboarding enables formal tools to find data transport errors.
In simulation, a scoreboard samples all input values, stores them in a tracker, and then checks the output for matches of tracked input values. If an output value does not exist in the tracker, there's a bug. At the end of the simulation the tracker should be empty.
While this methodology works well for simulation, it results in too many input values for a formal verification tool. A simulator can handle a flexible variable list, but a formal tool needs a fixed-size list. Thus, the approach described in the webinar tracks symbols rather than values. The tool selects one arbitrary input value, chosen to trigger failures, that is represented as a "symbol." The scoreboard checks the output for matches of the tracked input symbol. One symbol represents all possible values, in all possible locations, under any possible condition.
Mueller showed how this approach can be applied to datapath checking using a liveness check ("what goes in must eventually go out"). Such a check will find data loss and corruption errors, but miss data ordering and creation errors. There are also potential capacity and performance "gotchas" with this kind of check. One solution is parameterization (reduce datapath depth and width) and check reduction (reduce check width).
Sequences of Symbols
Another alternative is to use safety properties instead of liveness properties, and to apply sequences of symbols. Here, you force (constrain) a sequence of input values and check (assert) that the same sequence will occur at the output. Mueller reviewed several different types of sequences. For example, a sequence with two consecutive symbols can find errors due to data loss, manipulation, creation, duplication, or data reordering. This approach "provides all the verification capabilities of a full-fledged simulation style scoreboard, but the formal tool has only to work with a single symbol storage," he said.
Mueller showed how users of the Cadence Incisive verification platform can access these capabilities today with the Incisive Formal Scoreboard, included in the Incisive 10.20 s100 release. It provides datapath checking, including liveness and sequence checks, and it works with both formal and assertion-driven simulation. "Data transport verification is a great target for formal," Mueller concluded.