Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Verification debug hasn't exactly been a hotbed of technology innovation, even though verification teams report that debugging can consume more than 50% of the overall verification effort. A recently archived Cadence webinar reviews common debug challenges and shows how the new Incisive Debug Analyzer, announced in October, offers new technology that can help engineers break through the debug bottleneck.
This well-attended webinar was titled "Accelerate Your Verification Debug with the New Incisive Debug Analyzer." Kishore Karnane, product marketing director, introduced the webinar by noting that debug has become the main bottleneck in verification. "We've heard from customers that over 50% of the effort today is in debug," he said. Moreover, he noted, it's becoming almost impossible to debug at the signal level, because verification teams are shifting their methodology from the signal level to transaction-level and class-based verification.
Karnane said that Cadence customers have identified the following debug challenges:
What's needed is new technology that reduces the amount of time that humans have to spend in front of computers debugging - and that's where the Incisive Debug Analyzer comes in. Karnane called it a "new concept in debug" that provides interactivity in a post-processing debug environment. Thus, engineers have access to all the data files and only need to run the simulation once.
The Debug Analyzer consists of four core elements (right) that are tightly integrated and synchronized in a single multi-pane debugging window. It leverages the existing SimVision environment for waveform and transaction-level debug. Karnane described the four core elements as follows:
Much of the one-hour webinar is a hands-on demo given by Nadav Chazan, principal solutions engineer at Cadence. The demo uses the Incisive Debug Analyzer to track down a parity mismatch error. The example uses mixed VHDL and Verilog RTL, and a testbench written in the Specman e language. After the demo, a poll showed that 60% of the webinar attendees regarded the Playback Debugger as the most valuable of the four key features listed above.
In summary, Karnane noted, the Incisive Debug Analyzer improves productivity and predictability, with some customers reporting a 40% savings in debugging time and effort. Scheduled availability is end of 2012 for the e language and June 2013 for SystemVerilog.
Cadence Community members can access the webinar here (quick and free registration if you're not a member).