Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
A distinctive aspect of the Cadence Mixed-Signal Solution is the use of the OpenAccess database to integrate custom/analog (Virtuoso) with digital (Encounter Digital Implementation System) design. Embedded memory provider Spansion has given this methodology a thorough road test, as reported at the 2012 Mixed-Signal Technology Summit. Now you can view a video of this 20-minute presentation and see the slides at the Mixed-Signal Technology Summit proceedings page (Cadence Community log-in required to view proceedings).
The presentation was titled "OA Based Concurrent Mixed Signal Flow." It was authored by Dinraj Shetty, director of CAD and methodology at Spansion, and Joaquin Bartra, senior manager for CAD at Spansion. Shetty started the presentation by talking about interoperability challenges in mixed-signal design.
"We have a big divide between the styles of engineers in today's environment," Shetty said. "Logic designers are talking code. Circuit designers understand resistors and capacitors. Layout designers are looking at polygons and putting this all together." The divide is made worse, he noted, because design is so often done by multiple, geographically-dispersed teams.
What's needed, he said, is a strong version control environment that allows seamless access to data throughout the world. "But unless we have real-time access to this stuff, a lot of these flows will break," Shetty said. "So we need to build an infrastructure with the assumption that designers can access all this data in real time, quickly."
Shetty presented a mixed-signal interoperability environment that includes the following steps on the analog side:
The following tasks are accomplished on the digital side:
These tasks need to be brought together in real time, Shetty said. "What you don't want to do is to try and integrate this at the end of the project. You don't want silos where the circuit designers and the logic designers build their pieces, and then you try to slap it all together and hope everything works before you tape out. We did that for years and it was a terrible idea."
"So we moved away from that into an environment where this integration happens live, and it happens throughout the design flow and not just at the end. And OpenAccess is one of the key ingredients to making that happen."
Digital on Top
Shetty went on to describe the design flow that Spansion uses with the industry-standard OpenAccess database. It's a "digital on top" flow, which means the top-level integration is done in Verilog and the schematic is drawn in Virtuoso. All circuit blocks are defined as macros, which are represented in the top-level integration by their own relative data, such as behavioral models or .lib models. Timing is verified using static timing analysis, and functional verification uses the Fast SPICE Ultrasim simulator.
In the OpenAccess design flow, logic designers do the logic design, and analog designers then use Virtuoso to build a full chip schematic. From that schematic, designers can run pre-layout and post-layout simulation. A "constraint database" holds information about signals that are critical to the analog design and need special care, such as shielding. All this information is passed to the Encounter Digital Implementation System, which provides a digital flow including synthesis, extraction, and full chip static timing analysis.
A benefit of the OpenAccess integration, Shetty said, is that designers get to use "real" parasitic data versus "assumed" data. That's because designers can run full-chip simulations with true parasitics early in the design flow. Further, the integration provides fast turnaround time for both analog and digital ECOs, and leverages the custom environment for design cleanup.
In summary, Shetty said, OpenAccess is key to improving Spansion's design throughput. It reduces the need for translation between formats. And thanks to the flow, "analog and digital designers are able to work together and share information fairly seamlessly."
The Spansion video is one of several that are available on the Mixed-Signal Technology Summit proceedings page. Videos and/or slides are also available from Boeing, Micron, Analog Bits, Maxim, and Cadence. Click here for details.