Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The growing adoption of SuperSpeed USB (USB 3.0) is enabling some exciting new product designs, but it's also causing a big functional verification challenge. A recently archived Cadence webinar provides an overview of the USB 3.0 protocol, notes IC verification requirements and challenges, and shows how verification IP (VIP) can help.
Huz Dalal, product marketing manager at Cadence, described USB as the "most versatile protocol" and noted that it has continuously evolved since its introduction in the mid-1990s. While SuperSpeed USB supports speeds up to 5 Gbps today, a 10 Gbps SuperSpeed specification is now under development. A USB Power Delivery specification allows more flexible power delivery. And USB SuperSpeed Inter-Chip (SSIC) delivers a scalable chip-to-chip interconnect solution for SuperSpeed USB devices.
Rishubh Garg, USB VIP R&D lead at Cadence, added more perspective. He noted that SuperSpeed USB provides up to a 10X performance increase over USB 2.0, and can use just 1/3 the power of USB 2.0. However, USB 3.0 has a layered architecture that "is very complex compared to USB 2.0 and is very challenging to verify," Garg said.
Thinking in Layers
Garg outlined verification challenges that must be addressed at the protocol, link, and physical layers (right). For example, physical layer verification must consider receiver detection, 8 bit/10 bit encoding/decoding, scrambling and descrambling, serial-to-parallel conversion, clock compensation, and low frequency power signaling (a new USB 3.0 concept). Link layer verification brings in the Link Training and Status State Machine (LTSSM), which defines link connectivity and power management states. Protocol layer verification encompasses bulk streaming and flow control.
USB 3.0 requires a number of verification steps, each with its own unique requirements. These include testing the PHY (physical layer) interface of the upstream or downstream port, link training and the U0 state (the operational state from which packets are transmitted), exercising all possible LTSSM transitions, and various PHY interface tests. Garg gave a detailed description of the verification requirements and tasks for each of these steps.
One way to ease these tasks is to use verification IP, such as that available from the Cadence VIP Catalog, which includes SuperSpeed USB. This VIP "is much more than just a bus-functional model," Garg asserted. He noted that Cadence USB 3.0 VIP includes a PureSuite test library, supports the Universal Verification Methodology (UVM), runs on multiple simulators and platforms, and has been in production for over three years.
What VIP Includes
Garg used the following diagram to show what Cadence USB 3.0 VIP includes. The device under test (DUT) is in the center transmitting data to the bus-functional model (BFM). The VIP monitor makes sure the DUT is transmitting according to the USB protocol. SOMA stands for "specification of model architecture" and it defines timing parameters. The port driver gives control to the DUT to initiate signaling.
Garg reviewed many features of the Cadence VIP solution, including:
The TripleCheck IP Validator, which I previously blogged about here, will be available for SuperSpeed USB in the near future.
I think this webinar has good information for anyone who is already doing, or is considering, design or verification of a system on chip that uses SuperSpeed USB. You can access the webinar here (Cadence Community log-in required -- quick and free registration if you don't have one).
Any engineer can try out the USB SuperSpeed Inter-Chip (SSIC) VIP hands-on on the cloud ht.ly/ibcQD. FREE of charge, with no download or installation.