Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Stephen Woo, president of Samsung Electronics, came to the Design Automation Conference (DAC 2013) with what amounted to a wake-up call. While the EDA and semiconductor industries are doing a great job enabling the most exciting applications of our times, and have some "tricks to play" for the next two to three years, "we are not well prepared" for the technology revolution coming down the road in the next three to five years, he said.
Woo's keynote speech, delivered June 4, was titled "New Challenges for Smarter Mobile Devices." It included a look at the evolution of smartphones, starting with the i-mode phone (introduced in Japan in 1999) and, much more recently, the Apple iPhone and Samsung Galaxy phones. This year, Woo said, smartphones will offer full HD resolution, and high-end smartphone cameras will provide up to 13 megapixels.
And yet, he noted, if you take a smartphone apart, you will find a big battery—and a pc-board with about 1,000 components. "We still have to use more than a dozen chips and many passive components to build a phone," Woo said.
The demand for newer and better smartphone applications leads to three engineering challenges, Woo said. These challenges, and their current solutions, are as follows:
Going forward, how are we going to address new applications and new requirements? Woo said there are three "tricks" we can play—FinFETs, 3D architectures with the JEDEC Wide I/O memory standard, and new architectures for display.
While the power and performance advantages of FinFETs are well known, Woo observed that "FinFETs are not a free lunch. There are difficulties associated with them, and you have to understand them to really take advantage of the benefits of FinFETs."
As for 3D architectures with Wide I/O, Woo said it is "conceptually very beautiful" to put memory on top of logic using thousands of connections. But there aren't many such devices, because they require logic design, memory design, and packaging expertise. Woo showed pictures of a 3D-IC with Wide I/O that provided 14% more bandwidth than LPDDR3 memory, while using 60% less power.
New display architectures represent a "niche" area that has a lot of promise, Woo said. If you can put memory inside the display driver IC, then the applications processor can just "shift data and forget it," allowing a greatly reduced workload. In some cases, application processor power can be reduced by 90%.
Are We Ready for 2018?
The above "tricks" will work for a few years, but something more fundamental is needed to the "magnitude of the revolution" that is coming in three to five years, Woo said. He noted that the first public demonstration of a flexible display occurred at the Consumer Electronics Show this year. This kind of display opens some interesting possibilities—for example, you could fold it like a handkerchief and put it in a pocket.
But what good is a flexible display if your smartphone still has a rigid PCB and a back cover? "None unless we change the PCB structure," Woo said. But if we could reduce all the chips and passive components into one or two chips, then we could have a flexible smartphone, he noted.
"Are we, as EDA and semiconductor companies, ready to take advantage [of flexible displays]?" Woo asked. "My assessment is, not really. We're still trying to figure out how many gates to put into a chip, not how to reduce the total number of chips to one." An SoC is supposed to place an entire system on a chip, but today's reality is more like "a system on 1,000 chips," he said.
"We should be able to come up with a new way to integrate the system, and a new way to take advantage of the flexible display," Woo concluded.
Other DAC 2013 Keynotes and Speeches
DAC 2013—Kaufman Winner Hu: FinFETs Will Serve Analog Design Very Well
Gary Smith at DAC 2013 - the $170M SoC Design is a "Myth"
NI CEO Sounds Call for Platform-based Design at DAC 2013
Cadence CEO at DAC 2013: 'I've Doubled, Tripled Down on Semiconductor Investment'
Freescale CEO at DAC 2013: "Internet of Things" Brings Opportunities, Challenges
Dan, on your behalf, might I mention the great photos from DAC 2013 that you have posted on SemiWiki? Some wonderful examples to support your position! :)
I hear you, Dan. I'm sticking with my 12 megapixel Canon Powershot SX210. But I can't help but be amazed at how phone cameras have progressed.
Richard, Thanks for the summary on Stephen Woo's keynote speech. About the 13 megapixel cell phone cameras, the images produced are still blurry, noisy, splotchy, distorted and unfaithful in color reproduction. My first generation 35mm Canon DSLR with 3.25 megapixels still produces a better-looking image because of the large glass, large image sensor pixel size, and better DSP processing. Yes, I do use my cellphone camera on occasion but have not given up the 35mm DSLR because of the outstanding image quality. I think that both Canon and Nikon have missed a huge opportunity by not partnering with the cell phone companies to provide some of their photography technology into a small form factor.