• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • The India Circuit
  • :
  • The most awaited... CadenceLIVE India 2021: Best Presentation…

The India Circuit Blogs

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
sangramjena
sangramjena
16 Sep 2021

The most awaited... CadenceLIVE India 2021: Best Presentation Awards

CadenceLIVE, Cadence’s annual user conference, has been a great platform for Cadence technology users, developers, and industry experts to connect, share ideas and best practices solve design challenges, and inspire design creativity.

This is the second time in a row that we have held this conference on a virtual platform. The conference was held on 7-8 September and what an event it was! With over 100 technical paper presentations, four keynotes, seven poster presentations, a virtual exhibition area, and fun gamification, attendees had a great time had many opportunities to learn and network.

Best Presentation Award

The Best Presentation Award has been an important part of the CadenceLIVE (CDNLive) Conference since 2005.

The best presentation award winners in each of the technology track are:

Track

Paper Title

Company

Custom/Analog Implementation

Advanced Layout Implementation Utilizing Analog APR Flow

Intel

Custom/Analog Verification

SimVisionMS: Solving Analog Mysteries Inside a Digital Cockpit

Texas Instruments

Digital Front-End

Root Cause Analysis of Power Switch in Deadlock State Using IEEE 1801 (UPF)

NXP

Digital Implementation

Robust Techniques Used to Implement Hierarchical Multi-Million Inst Count Design with High Pin Density

Samsung

Digital Signoff

Efficient Dynamic IR Drop Closure Using Innovus In-Design Power Integrity Solutions

Qualcomm

PCB Design and System Analysis

Sigrity Aurora and Advance SI Capabilities Evaluation to Solve SI and PI Issue on High-Speed System

Thales

IP/Subsystem Verification: Performance and Smart Bug Hunting

Formal in Simland

Qualcomm

SoC Verification: Advanced Verification Methodology

Challenges In Power-Aware Verification with Hardware Power Controller and Novel Approach to Harness Xcelium Low-Power Functional Coverage for Complex SoC

Samsung

System Design and Verification: Emulation and Prototyping

Validating Real Use Case in Pre-Silicon Phase

Maxlinear Technologies

System Design and Verification: Flows

Optimizing and Maximizing Verification Regression Throughput (Up to 5X) Using Machine Learning

Samsung

Congratulations to all the winners and thank you to all the authors who made the event a success!

If you missed attending CadenceLIVE India 2021, you can still watch most of the sessions on-demand. https://cadenceliveindia2021.vfairs.com/

Tags:
  • CDNLive India |
  • CDNLive |
  • Cadence India |