Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In coordination with the announcement of the new ARM® AMBA® 5 Coherent Hub Interface Issue B, Cadence is announcing the availability of its AMBA 5 CHI Issue B Verification IP (VIP) to address the complexity challenges of enterprise SoC development for server and networking applications. The VIP provides support for the AMBA 5 CHI Enhancement Specification, which is part of the ARM AMBA 5 family of protocols, the next generation of the ARM interface standard.
ARM AMBA open standards for on-chip communication have been widely adopted throughout the industry, providing a rich ecosystem for re-usable intellectual property (IP) products and tools to build systems-on-chip (SoCs) across a wide range of applications including mobile, networking, server, automotive, and internet of things (IoT). The AMBA enhancements provide new capabilities for additional performance, improved efficiency, and data protection within a system.
So, what is AMBA CHI, and why do we need an updated specification?
SoCs today are complex systems that have what is called a hub—a high-performance interconnect central to the SoC, responsible for connecting the high-performance processors and memory controllers. To meet the increasing performance requirements of these SoCs, it is imperative that this interconnect never become the bottleneck in the system. There should never be a time when critical system resources, which are invariably the memory controllers, are inefficient because of the interface and interconnect being used. AMBA 5 CHI targets the interface to the coherent hub, hence the name "Coherent Hub Interface."
AMBA CHI was first introduced in 2013, to support the ARM architectures of the day. But since then there have been several enhancements made to the ARM cores for performance, latency, and security, which now require an update to the interconnect specification.
These enhancements in AMBA 5 CHI Issue B include:
Why is a commercial VIP essential to the design process? After all, companies have been designing their own VIP for several years.
To a certain extent, all VIP offer the same value proposition to designers: rapid development time. The VIP allows customers to focus on their key areas of expertise rather than develop an in-house verification IP solution, speeding SoC development. But by far the main reason commercial VIP are a necessity is that they are independent from the designers who develop these interconnect interfaces. If the designers who developed these interfaces also designed the VIP, then it’s fair to guess that any assumptions they made about the interface specification in the design, they would also make in the VIP.
Cadence VIP go far above and beyond this basic requirement, offering a slew of added benefits.
The availability of the new Cadence VIP for ARM AMBA 5 CHI Issue B will aid in the rapid adoption of the new AMBA 5 CHI Issue B standard. Developed through close coordination with ARM, the VIP offers the following benefits to customers:
In addition to the benefits listed above, the new AMBA 5 CHI Issue B VIP provides a highly capable verification solution that supports simulation, formal analysis, and hardware acceleration platforms, making it applicable to IP, SoC, and system-level verification. This ensures that all the stages of verification—through the entire design cycle—use the same VIP and offer consistent results. The AMBA 5 CHI Issue B VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all leading simulators, enabling verification engineers to efficiently perform in-depth verification tasks.
The AMBA 5 CHI Issue B VIP is available in three versions:
For more information, take a look at the Cadence VIP for AMBA 5 CHI Issue B webpage.