Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
There has been a lot of talk recently about improving synthesis predictability by passing forward "guides" to physical design. This was something that we investigated doing in RTL Compiler, too. That was 2003. So whenever I get asked by folks if we would consider a similar approach in RTL Compiler Physical, I can safely say that we already have and we found that they do not predict with enough accuracy on a consistent basis.
Given all we've learned here at Cadence over the years, I can't help but think of the guide approach as being similar the Seinfeld episode where Kramer has a similar phone number as the "movie phone" line (remember that service?), and he decides to just try to help the people who incorrectly dial his number:
Ah, using touch-tones to enter the first three letters of the name of the movie. This approach will improve things when the problem is not difficult (when there is not more than one movie that begin with the same first three letters.....what about when they begin with "the"). And of course it requires the same back-end that can interpret those touch tones....poor Kramer didn't know what to do with them! If he were operating his "movie phone" the weekend Avatar opened, he could guess correctly most of the time. But what about more difficult problems? That's where this approach breaks down.
"Why don't you just tell me where to place the cells?"
We have found that the difficult designs - high utilization, high congestion, even designs with a lot of timing-critical logic - require accurate physical representation during synthesis, and also require a better handoff mechanism. And as a synthesis user, wouldn't you rather be assured that what you see before you hand off is exactly what your physical design teams sees?
This is why RC-Physical passes forward seed placement. It's doing placement under-the-hood anyway, you can see it in the GUI. This is necessary in order to account for blockages, buffering, congestion, etc. These are the physical issues that cause the most problems. So why not pass that to the physical design team, so they will see the same representation of the design that the logic designers signed off on? No matter what physical implementation system they use! From there the physical designers can incrementally optimize to account for global routing for that floorplan and move forward to clock tree synthesis.
More and more we see synthesis and physical implementation as a collaboration, not an artificially-divided assembly line. If Moviefone can adapt to utilize modern technology to deliver more efficiency and a better user experience, why can't EDA?