Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
This is the final posting in a series of blogs on dynamic power management in digital-centric mixed-signal verification environments. In this post, I will talk about concepts behind digital-centric mixed-signal verification (DMSV).
My previous blogs covered some of the following topics:
1. Basics of dynamic power management2. Very brief introduction to RNM (Real Number Modeling) for efficient simulation of mixed signal SoCs3. How to create a controlled voltage source using a Specman testbench4. Closed-loop voltage scaling5. Simulation of closed-loop adaptive voltage scaling6. Error detection7. Analog coverage metrics
Previous postings include:
Digital-Centric Mixed Signal Verification
The digital mixed-signal (DMS) methodology is based on the use of Real Number Modeling (RNM) to model analog components at the SoC level (this was introduced in the first posting in this series of blogs). With the help of RNM, users can perform verification of their analog or mixed-signal designs using discretely simulated real numbers using only the digital solver. By avoiding traditional, slower analog simulation, intensive verification of mixed-signal designs can be performed in short period of time.
To meet the verification goals, a certain amount of simulation data and data accuracy are required. For example, a detailed analysis of an RF low noise amplifier requires very high simulation accuracy, but a single RF sinusoid period might be sufficient. On the other hand, a pin connectivity check for a large digital block has an extremely low sensitivity towards accuracy, but may require a long transient simulation time to cover all sorts of events and states.
Consequently, a long full-chip simulation run using the highest level of simulation accuracy would be desirable. The limiting factor in this context is simulation performance. The only practical way around this problem is a hierarchical verification approach that uses different level of design abstractions for different verification goals.
Real number modeling is an interesting add-on to classical mixed signal verification approaches, like a Verilog and Spice mixed signal simulation, or a pure digital modeling of the analog block in the mixed signal design. The extremely high accuracy of traditional analog simulation is traded off for speed, while still preserving enough accuracy to enable the highly accurate interaction between digital and analog domains that is required for a full SoC level simulation.
The target audiences for DMS are analog, digital, and mixed-signal engineers seeking high performance mixed signal verification with the ability to:
RNM also opens the possibility of linkage with other advanced verification techniques such as metric-driven and assertion-based verification without the difficulty of interfacing to the analog engine or defining new semantics to deal with analog values.
In this series of blogs, DMSV was applied successfully to the verification of adaptive dynamic voltage and frequency scaling (DVFS). Key analog components like LDOs, VCOs and HPMs were modeled using Verilog-AMS and run on the digital engine. This provides the framework to run highly accurate DVFS operations for dynamic power management.
With this approach, complex interactions between the analog and digital domains can be precisely executed and measured, errors detected, and metrics collected on the full SoC. Error detection and coverage span across digital/analog boundaries to include the full chip. The concepts and techniques of metric-driven verification methodologies are applied with the help of an executable verification plan to achieve functional closure.
Figure 2 - Precise controlled adaptive voltage and clock scaling
This is the last of a series of blogs on this topic...
For more details, the author can be reached at email@example.com.