Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Power was clearly a hot topic at the recent Design Automation Conference (DAC). Many companies demonstrated their unique tool capabilities to address power issues at different abstraction levels. However, we saw very few presentations that offered a user perspective on how they do low power designs and how EDA tools help. The presentation by Alex Kuo from Global Unichip Inc., at the EDA360 Theater in the Cadence booth, is one of the few exceptions.
Alex highlighted the importance of a good methodology for advanced low power designs. Particularly, he demonstrated how a Common Power Format (CPF) enabled low power design flow helps GUC tape out designs on time using the most advanced low power design techniques, such as Power Shut-Off (PSO) and Dynamic Voltage Frequency Scaling (DVFS), and get first silicon right.
CPF is an open power intent standard from the Silicon Integration Initiative (Si2). According to Alex, CPF is used at GUC at every design stage to drive power exploration and estimation, low power functionality verification, and low power implementation. More importantly, Alex noted that he appreciated the comprehensiveness and maturity of the Cadence Low Power Solution, as all Cadence tools in this low power design flow support CPF and interpret the power intent consistently across all tools.
CPF-Enabled Low Power Design Flow (Source: Global Unichip Corp.)
When asked about the future of low power designs, Alex offered some interesting perspectives. In the past 4 years, GUC has taped out more than 100 low power designs at various technology nodes, from 90nm to 40nm, and they are working on 28nm now. As the industry moves to advanced nodes of 28nm and below, the process technology will help reduce power dissipation at the cell level.
However, due to the rapid increase in design complexity, the power density of the chip will become worse. As a result, Alex believes that a mature low power design methodology and comprehensive tool support will become more and more important for designing chips with maximized performance and the lowest energy consumption.