Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In this week's discussion, let's take a look at a cornerstone of every good substrate design: plane shapes and voiding. In particular, what do you do if you need to void around an object on one or more layers of the object itself, whether a cline, via, bond finger, or pin, does NOT itself exist?
There are many reasons for needing to do this. You may want to ensure that a high-speed signal has no interference from nearby power nets, or you might want to reserve space in that shape for future routing. Whatever your reason, do not fear -- the Cadence IC Package design tools have you covered.
The "void adjacent layer shapes" tool provides you extensive control for generating manual voids around objects of all kinds in shapes on any layers that you choose. If you've ever wondered how to efficiently accomplish this without writing your own SKILL code or worrying about a lot of intermediate steps, read on to learn more about this exciting tool!
We'll be using an early adopter feature in today's discussion, so the first thing you need to do is to enable the command. In your User Preferences window, navigate to the IC_Packaging -> Early Adopter folder and enable the "icp_void_object_beta" variable. Take a minute to read the description for the environment variable for even more ideas on times when this tool might help you solve a problem.
You have now enabled the "void adjacent layer shapes" command, so go ahead and run it from the command line. This will reconfigure your options tab as shown in the image below:
As you select items in the canvas that you want to void, you'll see the layer(s) that they exist on highlighted in green in the table. This makes it easy to tell what layers you're working with (and also verify you didn't select something else by mistake - hey, it happens to all of us!).
Finally, set the layers of the shapes you want to update with voids, and set the clearances. You can enter a different clearance for each layer, and they can be positive (larger than the objects to clear) or negative (smaller than the objects), depending on your objective.
When complete, just press the create voids button. It's a simple as that. You'll get a notification regarding just what the tool did, and you can continue processing other objects until your planes have all the custom voids that you want. Is it really that simple? It sure is!
Do you use this tool in your flows today? Or, if you're just learning about it for the first time, do you see it simplifying part of your flow that used to take significant time and effort, with potential for errors due to the manual aspects of creating the voids?
Whatever the reason, if the adjacent layer voiding tool fills a void (while itself creating voids) for you, let your Cadence customer support representative know. We use your feedback to determine what early adopter features to incorporate into the base product command set and menus in upcoming releases. Ideas for improving this or any other part of the tool are always welcome. Our tools get better with the feedback you, the designers, provide. Help us make your flow better today, and save time on your substrate design tomorrow!