Get email delivery of the Cadence blog featured here
On June 16 2008, Cadence introduced a new Electromagnetic (EM) solver technology to address the challenges of verifying wireless integrated circuits implemented in advanced CMOS process nodes. You can read the press release here.
How is this going to help the RF designer? Virtuoso® RF Designer brings a fast planar 3D EM solver to the designer's desktop. With its NlogN speed (where N is the number of unknowns), higher capacity, parallel and adaptive frequency sweep, and tighter integration inside the Cadence Virtuoso® environment, Virtuoso RF Designer makes EM simulation an integral part of the RF IC design flow, as opposed to a stand-alone step.
Virtuoso RF Designer integrates seamlessly into the Virtuoso front-end and leverages Cadence's patented electromagnetic analysis technology to accelerate and accommodate large designs found in today's RFICs, PCBs, and SiPs. It's accuracy has been benchmarked over the last several years by comparing with measurement data from TSMC, IBM, Jazz, and other captive foundries.
Questions or comments? Let me know!