• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. RF Engineering
  3. Simulating MOS Transistor ft
Art3
Art3

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials
bipolar transistor
MOS transistor
RF design

Simulating MOS Transistor ft

8 Aug 2008 • Less than one minute read

One other question that you might ask is, this approach works for bipolars but what happens when you need to characterize a MOS transistor. Nothing changes, use the same testbench and measurements, see figure 1. In this testbench a MOS transistor is being compared to a bipolar transistor.

Figure 1: MOS and BJT Comparison



The simulation results are shown in Figure 2. The difference in the results is that the low frequency bipolar transistors current gain is limited by the base current, while the MOS transistor current gain is not limited. Note, in advanced node processes, MOS transistors do have significant gate leakage and the plot for the MOS transistor would look more like the plot for the bipolar transistor.

Figure 2: Comparison of current gain



So the same techniques that you would to characterize a bipolar transistor and also be applied to MOS transistor.


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information