• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • RF Design
  • :
  • Solving RFIC and RF Module Design Issues

RF Design Blogs

Kim Khoury
Kim Khoury
5 Jun 2020
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Solving RFIC and RF Module Design Issues

 When creating new RFIC modules, designers typically need an array of tools and applications from various vendors to complete the design process.  In 2018, Cadence launched the Virtuoso® RF Solution to enable designers to create faster designs with better results. A key difference of the Virtuoso RF Solution is you only need a single design environment to create, analyze, and implement designs in a simple and automated way and with minimal expertise required. So what used to take multiple weeks, with the new Virtuoso RF Solution, design time is cut down to a few days with the same accuracy as before.

Learn how to overcome challenges in designing RFIC, RF, and RF SiP modules through our three-day webinar series from June 23-25, 2020. Read our recent Custom IC Design blog post on Thinking Outside the Chip to find out more about the webinar topics or register now.

Tags:
  • RF |
  • Virtuoso RF Designer |
  • ICADVM18.1 |
  • RFIC |
  • Virtuoso Meets Maxwell |
  • Virtuoso RF |
  • RF design |
  • Custom IC Design |
  • Custom IC |