Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Some say that the growth of the emulation market in last few years was driven by performance and growth, as shown in this recent article in "Chip Design." Although, I agree, we have seen tremendous growth in the emulation market in the last few years, there are other selection criteria that are important for customers looking for emulation systems and overall HW-assisted verification systems. 1. Bring-up time - the ability to bring-up quickly an emulation environment for a new design is critical. What good is it to get high performance if the pre-silicon environment can not be brought up until after tape-out or in some cases after the silicon is back? In order to leverage the full value of the emulation system, fast bring-up time is crucial. Many users will not be willing to trade-off bring-up time with performance, especially if the HW design is not matured yet.2. Scalability - As you invest in a new HW-assisted verification system, make sure you check the scalability of this system. Scalability includes multiple parameters:
3. Total throughput - the raw performance of the system does not mean anything. A better way to look at this is to measure the total throughput you get. I.e. how much time does it take to compile your design, run it, identify a problem, upload the results, debug it, fix it and rerun it. Tasks such as compile time, debug and upload time are very significant and influence these results.
Make sure, you look at all these parameters before you select a system. Many of Cadence customers evaluated these parameters before they selected their preferred solution.
One Cadence customer (PLX Technology), recently published an article explaining their selection criteria and the reason, they switched from FPGA-based prototyping to Palladium. Here's the article published in chidesignmag:http://www.chipdesignmag.com/display.php?articleId=2303&issueId=28