Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
I and the rest of the Cadence C-to-Silicon Compiler (CtoS) team were thrilled yesterday to learn that EDN selected C-to-Silicon Compiler as one of the "Hot 100 Electronic Products of 2008".
How about that, John Cooley!! www.deepchip.com.
Why does the launch of CtoS in 2008 represent a significant EDA industry milestone? Very simple.
HLS has been the "holy grail" of EDA for 15+ years, and with CtoS, we *really* think we found it.
When I first joined the CtoS team (on the marketing side -- I don't even pretend to be on the same level as the geniuses who actually built the tool) I was amazed at the list of architects/technical advisors. It read like a "Who's Who" of EDA, with names like David Knapp, Joe Hutt, Andreas Kuehlmann, Mike Meyer, Yosinori Watanabe, Luciano Lavagno, Alex Kondtrayev, and many others. I've been in EDA for over 12 years now, at both Cadence and Synopsys, and I don't remember there ever being a case of more "total brainpower" assembled together on a single project. Their mission was simple: make designers 10x more productive by building a high-level synthesis tool getting better-than-average-human QoR for *any* type of design.
Why 10x more productive? A higher level of abstraction means designing more gates/day, with fewer lines of code, fewer bugs, faster simulation/verification, and more reusability. This year we've been working closely with a handful of customers and so far the results are looking even better than we initially expected.
I'd be a liar if I told you we haven't run into lots of "speedbumps" along the way: beating humans at any type of design is not trivial (the universe of digital designs is pretty big!), helping designers learn to think/work in new ways is a stretch, dovetailing into the rest of the EDA tool-chain is complicated, so it's no surprise that our early CtoS customers are "holding our feet to the fire". But the awesome part is they're not doing it out of disappointment, or frustration...they're doing it because they're excited, as excited as we are.
That's why I think with CtoS, the time for high-level synthesis has finally "arrived".
Watch this space. In future blogs I'll keep updating you on our journey.