Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Two of Cadence system D&V products have been selected as the finalists for the EDN innovation award: Palladium DPA (Dynamic Power Analysis) and C-to-Silicon Compiler. I went to the award Dinner this week. In the entrance, I have met Ron Wilson who told me that he believes in the current economic situation, high-level synthesis has a lot of promise since customers are looking for cost saving and productivity and therefore likely will be interested in such a product. As we have got in, I realized there are not too many recognized faces. When I looked at the whole list of categories, I have realized that out of almost 30 categories, only four of them cover the EDA market however I bet with you, each one of these products is using EDA tools as part of the development. This again confirms the level of dependency, the electronics industry has, in EDA products although the EDA industry is relatively small. As a person who was involved with HW products for many years (and still is today), it was interesting to see the variety of HW products (many of them addressing power) that were presented in this award dinner.
The ceremony was organized very well and 4 EDA products won the final awards. One of them was Palladium DPA in the design analysis (which I was very proud of). Surprisingly (or maybe not surprisingly) Cadence, Synopsys, Mentor and The MathWorks (who was added to the EDA industry by EDAC in the last few years) won a single award each. I was also wondering why C-to-Silicon Compiler (high-level synthesis product) was competing at the same category (called design creation and IP) with a chip-level router tool?
In any case, it was my honor to see one of the products (Palladium DPA), I am responsible for, winning the final award and especially kudos to the development team whao innovated a lot in this product. If you are interested to know more about Palladium DPA, Maulik Patel, Product Marketing Manager published an article explaining this product in details: Introducing Dynamic Power Analysis (Using High-Performance System-Level Power Estimation to Build Leaner, Meaner, and Greener Products).
If you want to get more details about both C-to-Silicon, Palladium DPA and Cadence system low-power solution sign-up for one of the local events at: http://www.secure-register.net/cadence.php?product=8.