Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
This past Monday saw not one HLS related announcement but two...this space is really heating-up!
Mentor’s Catapult announced support for control-logic design, and clock-gating (to reduce power) and Forte announced a new release with some minor new features. Today, I'll focus on Catapult, since their direction seems the most interesting in my view.
Mentor is promoting ANSI-C as their HLS input language with extensions into ANSI-C to create a "lightweight" (and Mentor proprietary) imitation of SystemC. To wit, consider the following statement in their press release:
"In the Catapult C Synthesis tool...a new synthesizable C++ construct, which allows designers to easily specify asynchronous data communication, allowing full control over concurrent hardware creation".
The industry standard SystemC class library (riding on top of ANSI C/C++) enabled this a long time ago.
But don't just take it just from me. ITRI (The “Bell Labs of Taiwan”, who do a lot of advanced chip designs) just told John Cooley/DeepChip this week:
"We like SystemC for high level synthesis since it includes everything in C++ and is the industry-standard way to describe hierarchy, concurrency, fixed-point arithmetic, and bus protocols -- more importantly, for designs with any significant control logic, the C-only-based tools simply do not work. We chose Cadence's C-to-Silicon tool because it supports SystemC."
“Feisty Forte” (my pet name for them, because they are the only tool I would consider even in the same league as C-to-Silicon, and I like their spirit!) has been saying the same thing for years as well:
"SystemC provides a standardized means of representing critical hardware concepts not available in pure ANSI-C solutions such as concurrency, bit accuracy, timing and hierarchy."
My point is that SystemC was expressly developed as an industry-standard extension to ANSI-C/C++ in order to solve the challenges associated with modeling and verifying hardware and software together. CtoS (and Forte) can both can accept ANSI-C/C++ input (in fact, most algorithmic code today is captured in ANSI-C/C++), but Catapult can’t accept SystemC. Native SystemC support is what you need to in order to have a truly “general purpose” high level synthesis tool.
Cadence, and to large extent, Forte, took the SystemC industry standard, and delivered tools that make it work (Cadence for verification as well as design).
If there's one lesson we've learned in the past several years is that customers want EDA vendors to follow industry-standards! That's why Cadence is committed to them. When CtoS was publicly announced in 2008 (after 3+ years of intensive engagements with early adopters) support for mixed control/datapath was the cornerstone of our value proposition to customers.
P.S. CtoS has already had clock-gating available for nearly a year now (starting with the 8.4 release last Fall) and has 3 customers using it in production designs, routinely getting 95%+ gated flip-flops.