Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
I've written a lot about the benefits of moving hardware design and verification up in abstraction from RTL to SystemC with transaction-level models (TLM). We have seen many customers speed their overall design and verification turnaround by 2x. A recent article described Fujitsu Semiconductor's experience -- 35% better performance, 35% smaller area, 51% less power and faster turnaround time.
The benefits of moving up in abstraction are summarized by the following graph, which shows the leaps in productivity for every leap in abstraction:
The obvious question is, if this is so great then why hasn't everybody already made the switch? Some of the reasons are historical and have already been addressed.
So what is slowing the adoption of SystemC/TLM-driven design and verification? It's the skill set required.
At Cadence, we have worked with hundreds of engineers to adopt C-to-Silicon HLS and TLM-driven verification. Many of those were switching from other HLS tools, so they had already acquired the skill set. But among the groups migrating from RTL, it is rare to find an engineer that already possesses the entire required skill set, which consists of:
We have seen software engineers pick up SystemC pretty easily, since it's just a class library built on C++. However, they have struggled to develop SystemC that synthesizes to competitive hardware. A great example was cited in ITRI's article where they tried to synthesize a C++ software implementation of an ECC block. Once they applied their hardware expertise to re-architect the code to more efficiently target hardware, they reduced the area of the ECC by 17x!
Hardware design, architecture, micro-architecture, and understanding how to apply the above to optimize performance, power, and area, is a set of skills unique to those with hardware design training and experience. However, hardware designers typically have not used C/C++ very much since their university days. Typically a hardware engineer can become proficient with C++ and object-oriented concepts in a matter of a couple months, and SystemC is only a couple more weeks to learn after that.
Back in the 1990's, thousands of engineers went through a similar retooling where they learned Verilog, RTL, and synthesis as they moved up from gate-level schematic design. However ,in today's economy, we are seeing a lot of companies operating with such a lean engineering staff that they cannot get enough down time to re-tool. Which is too bad when you consider the return on such an investment.
That leaves us to look to universities -- they are preparing the next generation of hardware designers, so they should be preparing them with the required skill set. And we are already seeing courses developing this skill set. Early leaders include Professor Luciano Lavagno's Modeling and Optimization of Embedded Systems at the Polytechnic University of Turin in Italy, Professor Luca Carloni's CSEE 6868E System-on-Chip Platforms at Columbia University, and most recently Professor Hiroshi Saito's SYA08 Electronic Design Automation for System-Level Design at University of Aizu in Japan. In fact Cadence has already seen students of Professors Lavagno and Carloni get hired into our customers to help drive adoption of these new techniques.
Cadence's University Software Program has been instrumental in helping facilitate the development of such curricula, starting with the collaboration between Cadence and these bellwether universities. Much of the coursework utilizes TLM-Driven Design and Verification Methodology, a comprehensive text written by several Cadence architects in collaboration with Brian Bailey. The University Software Program has since facilitated collaboration between these universities and others who wish to develop courses in this area. And it offers the Cadence Academic Network on LinkedIn to facilitate online peer-to-peer support, discussions, and information. I recently presented this information to other universities at the Interdisciplinary Engineering Design Education Conference (IEDEC); the paper is archived at the IEEE site and my slides are available on SlideShare.
So there are plenty of resources available to help develop engineers with this skill set, whether you are in the commercial sector or the academic world. The academic world is working to increase the supply of talent, but for companies looking to gain a time-to-market and efficiency advantage now, it would be wise to make the investment now. The most important thing to focus on is the ROI of adopting higher-abstraction design and verification. The last leap from schematics to RTL drove the industry for the past 20 years. It's time we start investing so that the next 20 years can be just as prosperous for the electronics industry.
Interesting article. Is this course work from CDN available for institutes such as ours (www.cvcblr.com) to train students/working professionals? We've been in this business for last 9 years and have been a good partner with CDN's Verification Alliances. Would be interested in exploring HLS for near future. Thanks Srini