Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
You can't put initial conditions on a node unless there's a capacitive path to ground, as the message says. However, you said that the transient stops because of this error. First it's a warning, and second the transient continues - so I don't quite understand what your problem is...
In reply to Andrew Beckett:
The transient analysis is not right. if the analysis was working right then the percentage of progress wouldnot be 2%, it would vary.
can you please explain more about the capacitive path to ground?
In reply to Mohana:
In Simulation->Options->Analog set "iccapcheck" to "no". Or add this:
myoptions options iccapcheck=no
To your netlist.
I tried the option mentioned by you but it didnt work.
and also i am unable to view the link that u sent me. Is there any other way that i can access that link?
I just checked it with an example that I used, and it allowed me to set an ic on a purely resistive node, and it worked. That said, I'm a bit suspicious if the node you are setting doesn't have a capacitive path to ground, I'd be surprised if it was really going to have an influence on the initial conditions of the oscillator.
To access Cadence Online Support you need to register.
You may have to contact customer support - either directly, or via your support channel if you're at a University - with details on what isn't working and with a testcase that shows the problem. Perhaps there's something wrong with the parasitic extraction?
Or you need to apply your initial conditions to a different node - hard to tell without seeing the data.