Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a very basic question: in ADE -> Simulation -> Convergence Aids, what is the difference between Node Set and Initial Condition? When should I use the formar and when the latter?
In Spectre Circuit Simulator Reference, it is stated: "The nodeset statement is used to provide an initial guess for nodes in any DC analysis or the initial condition calculation for the transient analysis."
This confuses me, because I don't see the difference with Initial condition, then..
Nodesets are less strong than initial conditions. If you specify a nodeset, it applies that voltage as a current in parallel with a small resistor (by default 1 Ohm), as a Norton equivalent to a voltage in series with a resistor, connected to the node in question. This is held there during DC convergence, and is then removed once the circuit has converged. This nodeset is then removed, and the convergence algorithm carries on from where it left off, reaching final convergence.
With initial conditions, the "hold" is left through DC convergence and is only removed once the transient starts.
So a nodeset steers the convergence in a particular direction - useful to speed up DC convergence when you've had a tricky convergence problem, or useful to steer it towards a desired solution when maybe there is more than one solution. An initial condition is useful when you want to force the circuit to start a transient in a particular condition; it's useful for (say) oscillators, which might naturally DC converge to a metastable state and not oscillator, whereas with an initial condition you can force them to start away from the metastable state.
By default initial conditions are honoured in transient (and other time-domain analyses), but not in AC or DC. The "ic" parameter on a transient analysis allows you to turn off initial conditions in transient, and the "force" parameter on ac or dc allows you to enable them for AC and DC analysis. The main use however is for transient or transient-type analyses.
You should use initial conditions with caution, because you can get misleading results if you've forced the circuit into a non-realistic initial condition. With nodesets, the effect of an incorrect initial nodeset tends to be reduced by the completion of the DC operating point anyway, so it's less critical.
Hope that helps!