Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to create a marker in viva using skill/ocean xl.
My target is to mark points in a plot that fails the required specs(min,typ,max).
Also I want to create a table which is the counter part of the plot and tells if a point/s pass or fail
Time Voltage Remarks
10u 900u FAIL
10.1u 1 FAIL
10.2u 1.16 PASS
How can I do this in skill or ocean xl?
BTW, I 'am using version 6.1.5
Thanks and Regards,
You can't really do this currently. There is however support for spec markers in ADE XL - so maybe that does what you want? I'm not sure there's an OCEAN API to create them though - you should contact customer support if you want to do this so an enhancement CCR can be filed.
In reply to Andrew Beckett:
Is this still the case that markers are not able to be created through SKILL?
In reply to Gareth Higgins:
You can create markers using awvPlaceXMarker() or awvPlaceYMarker(), and these have been available for many years (even in IC5141, if my memory is correct), but the specific marker that was being requested in the original post wasn't (and still isn't) possible. There is also now a special kind of marker called a "Bookmark" which can be created with awvPlaceBookmark() which might be handy (this was added in later IC616 ISRs)