Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
First of all, sorry for cross-posting this, but I felt this thread might answer this.
Is there a way to automate an optimization process that would need a post-layout extracted view to get its goals ?
For example, I have written a PCELL in skill that generates a ring
oscillator from transistors. The sizes of these transistors can be specified on the instance of the PCELL in the level
Then I need to place pins and labels over the right metal parts to meet my symbol's pins.
After that, I execute a layout extraction, which is toolkit specific and in my case could be launched from command line.
I then run a simulation from the analog environment in my test
bench schematic which uses the symbol of the oscillator and I use the
hierarchy editor to specify that it should use the extracted view for
I then calculate the frequency of the oscillator with the calculator (DFT, max).
The goal would then be that this frequency reach say 5 MHz, so
I would like to setup the analog circuit optimization to iterate this
Can this be done easily ? If not easily, I am willing to code a bit, but I would need pointers for this one !
Thank you,Guillaume Simard
I am trying to understand exactly what you are trying to do so let me paraphrase it:
You have a ring oscillator pcell (RO) which internally instantiates transistors to create your device. The transistor sizes are parameterized at the RO level so the correct layout is automatically generated by the pcell
You are using the extracted layout in your simulation.
Now you want to adjust the pcell parameters to optimize the layout to reach your goal. Repeat these steps till the goal is reached.
There are two parts which would need additional information, how you are generating the extracted data and how you are making the decision as to which parameter values to change. You can use VirtousoLS-XL to update the parameters on the layout from the schematic of the RO placement ( assuming IC6.1, otherwise use VXL). Without knowing the tool which is generating the extracted view, I would have to suggest using IPC to start that tool and wait till it is finished. Then start the simulation. Once the simulation is set up to use that view in the hierarchy, it should do so in each iteration.
The simulation results would have to be analyzed with a program which can decide on which parameters to tweak, this is mapping what we do visually and mindfully into a rule based analyzer, Cadence may have something like that already but that is front end and I'm not an expert there. Check with your local front end AE on that.The interaction of the parameter values could be very complex but since it is a single device, it is not an impossible job to create the rules to drive the changes in SKILL.
If I could get more details, I could give more suggestions.