Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Do we have any option to enable the online drc, which is usefull during layout design?
By "online" DRC I assume that you mean that checks are run during editing? If so, Cadence has the DRD feature, Design-Rule Driven editing which will give real-time feddback during editing to help ensure that layout constructs are DRC correct. Of course it will not be the same as a full DRC, nor can it replace the DRC checks, but it will help designers to create a layout with fewer (or no) DRC errors.
I hope that this is what you were asking and this answers your question.
In reply to skillUser:
Thanks for the info. DRD feature reads the DRC rule file defined by the PDK/Processes or some of the rules are inbuilt in the
DRD? Each process may have different drc rules and is there any way to make DRD to read all the drc rules defined by the process?
In reply to kashvi:
The information comes from the technology file within your technology library (in IC5141). There are various single and two layer rules that can be specified. In IC61, it comes from the constraints system - which may be (say) net specific, design specific, or technology specific - there are quite a rich set of physical constraints that can be specified.
Since this information is in the technology data, it will be process specific.
Of course, it is not quite as comprehensive as what can be encoded in a rule deck for a physical verification tool - because you can do extremely complex checks in such a tool. But it will allow you to cover a large proportion of the rules (particularly in IC61).