Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Your post formatting is a little hard to read. The terminal is a logical object, not a physical object, so I imagine that you actually want to find the pin figures associated with the terminal, something like the following:
In a layout a "pin" is either a shape or an instance with a 'pin' attribute. If you access this from the terminals (logical) database object you need to see the pins (also logical) for the terminal and then the figs (physical) for the pin (CDB and OA organise these a little differently but the path is essentially the same). So you don't want to delete the terminal (typically), but if you do you would need to remove the pins and shape/instance attributes too; my guess is that you want to modify/remove the physical shapes.
Hopefully this will help you in the right direction?
In reply to skillUser:
Thank you for the reply.
I can see that the issue is while creating the label as even if I remove the dbDeleteObject, the data is getting corrupted.
or eg:if I execute the below code am getting warning as given below.
cv=geGetEditCellView()foreach(trm cv~>terminalsdbCreateLabel(cv car(trm~>textDisplays~>lpp) car(trm~>textDisplays~>xy) trm~>name car(trm~>textDisplays~>justify) car(trm~>textDisplays~>orient) car(trm~>textDisplays~>font) car(trm~>textDisplays~>height)))dbSave(cv)dbClose(cv)
Till dbSave(cv) its fine.But once i execute dbClose(cv) I am getting warning as
*WARNING* (DB-270000): dbDeleteDDObjTrigger: Attempt to purge a design that is being purged.
Thanks in advance,