Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I created a function which should be started with ADE-L or ADE-XL launching.
For triggering I placed envSetVal("asimenv.startup" "sessInitTrigFunc" 'string "func_name") in .cdsinit file.
One of the features of procedure func_name posted bellow is to find the cell name and library where the ADE-L or ADE-XL is started, no matter if it is started form Schematics or Library Manager:
I am finding the cell name and library name manipulating the result string from hiGetWindowName command of ADE or ADE-XL window.
This approach works for IC6 because there the last three words form that command are library name, cell name and view type, but in IC5 these words are missing in the hiGetWindowName command result.
Could some body give me advice how to overcome the problem for IC5?
Thanks in advance!
You can do something like this:
procedure(YourFunc(thing) printf("DESIGN: %L %L %L\n" asiGetDesignLibName(thing) asiGetDesignCellName(thing) asiGetDesignViewName(thing)))
In other words, use asiGetDesign*Name functions to get the design in ADE. Parsing the window name is really not a good idea, because somebody might customize it and change it - and also there's no guarantee we'll keep writing it the same way.