Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We have placed the devices using Virtuoso layout XL.
The devices will have names (for ex: |M1.1 or |R12 etc...)
We want to increase/ decrease the size of these texts which is included in text.
Can anyone please suggest me how we can do this.
Hi SubhashWould you please explain what you meant by "size of these texts which is included in text"? : ) Please also state the version of Virtuoso which you are using.Thanks|Quek
In reply to Quek:
I am using Cadence 5141 version.
When we instantiate a device using Virtuoso XLthe device will get the corresponding name from Schematic.
And that will lookk like : "|M12.2" or "|C1" or "|R44<7>"
These will be displayed in text layer but we cannot select them or edit them, but if we select the property of the device these instance names will be taken from a field called "Name:"
And we can only edit the name but we cannot change the size of that displayed text.
Hope you get my requirement.
In reply to MaximSubhash:
Hi SubhashThanks for the clarification. Unfortunately, I don't think that there is a way to change the font size of the instance name.Best regardsQuek
I'm wondering whether Subhash is talking about the same thing. You're talking about the text that is shown on an unexpanded layout instance - where the text size will be such that it fits in the bounding box of the cell. Some PDKs have their devices such that they have a label on them showing the instance name (an NLPLabel or ILLabel type evaluated label). If that's the case, then the text size is a function of the PDK - so unless the PDK provides an option to change the text size, there's no control over this.
Potentially you could write some SKILL code to add a textDisplay over each instance and "attach" it - so that it moves with the instance - in which case the label (or rather textDisplay) could be whatever size you want (hint, using dbCreateTextDisplay() to create the label, and maybe leAttachFig to attach it).
In reply to Andrew Beckett:
Hi AndrewThat's interesting. : ) Perhaps Subhash can clarify the issue again.Best regardsQuek
Hi Andrew and Quek,
Thanks for your support.
Yes as you mentioned we can use the dbCreateTextDisplay() but we already have the instance name in the device.
Please check the attached file.
|M0.1 is bigger and visible because its length is long and the |M1 is small because it length is smaller.
I understand it might be a function linked with PDK. Just trying to explore if we can increae this itself rather than having another text on these devices.
Hope this would give better idea.
From the picture, this is something that the pcell itself is doing, and unless the PDK provides some way to control this (e.g. a parameter on the instance, or a global setting), then there's not much you can do. You should contact the PDK provider to ask them, since it's their code...