Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Which Skill command I can use to find out whether I am edit-in-place in a group (created from the leHiCreateGroup command) or edit-in-place in an instance?
When I edit-in-place of an instance, the window will tell me the name of the instance I am editing in. But when I edit-in-place of a "group", the window name doesnt change, the "EIP" group just give me a "halo" boundary to indicate that I am EIP in that group.. Is there a skill command that I can use to tell me that I am EIP of a group??
Thank you very much for your help
leGetEditFigGroup() will return the figGroup you're currently editing (if indeed you are). To find out whether you are edit in place you can either use deGetEIP() or you could check to see if geGetEditCellView() is different from geGetWindowCellView().
In reply to Andrew Beckett:
It works!!! Thanks a lot for your help..I love this forum.. It really helps me learning Skill language Here is a small code I wrote to ascend the hierarchy ..
procedure(Return() let(() if(leGetEditFigGroup() then leReturn() else geReturn() );if))
w/o the leGetEditFigGroup(), the ascending hier would still let you move upt the hierarchy but you cant no longer select the instance.. You have to kill the opening layout session and reopen again..
Thanks again Andrew..
In reply to howardhaoracle:
You should be able to use leReturn() whether you're in a fig group or not, so I'm not really sure why you're doing this (the default bindkeys use leReturn for the shift-B bindkey).