Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to flatten a design COMPLETELY. I am using the leFlattenInst(...) routine to do the flattening with 31 levels and flattening the instances and mosaics so that should be enough to get them all but to be safe, but do I need to go back and somehow check to see if everything is flattened and then I somehow need make the routine recursive or does leFlattenInst(...) do that for me?
If it needs to be recursive, how can I check to see if I am done?
I can't see why it would not flatten everything or why you'd need to make it recursive. Of course, I'm assuming you're telling it to flatten pcells too - but assuming that, it should work. You could always check with cvId~>instances to see if there are any remaining, but I can't see why you would need to.
In reply to Andrew Beckett:
Thanks, that was the answer I had hoped for. Yes, I am telling it to flatten pcells too. Just wanted to be sure it was covered.
In reply to thomas1000:
Just add to one more query to thi post:-
Is it possible to flatten an instance/pcell and do some checking and then revert back to the original one ( non-flattened one i.e. to bring the inst/pcell to its original condition) in SKILL.
In reply to RFStuff:
I probably wouldn't do this - but maybe you can do an hiUndo to undo the change?
Why do you need to flatten it in order to do some checks? Can't you do the checks by looking at the contents of the pcell (i.e. the instId~>master)?
Can you enlighten us with what you are trying to do? Flattening may not be the best solution for your actual problem. Especially if you have to un-flatten after your check.