Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello cadence community,
I've have a question - is there any way (via SKILL commands) to clean the history (and even better - clear the cache and oher CIW inner memory cells as if you would start from scratch) in the main CIW window?
Now, explaining what I mean by the word "cleaning" and why I need it.
This operation is required when I'm doing huge calculations (say 2000 iterations of any type of analysis) via OCEAN scripts. The problem is simple - the script does calculations on say 2/3 of all required and then CIW vanishes without leaving any messages in the terminal. From my experience I can tell that the script does about 1500 or so iterations and then CIW vanishes.
I'm very picky on what I save (aka save 'selected) and every iteration overwrites the results folder therefore work folder being overfilled by netlists and results is not the solution to this. This is also not a script problem because the script runs perfectly and finishes as intended when less iteration counts are set.
I assume that some sort of a inner buffer is overfilled, but don't have a clue whether that's the case. For example Matlab has "clear" and "clear all" commands to clean the buffer. Tried to search for something of that sort in the design framework II SKILL document, but found nothing. Did a quick search on this in other SKILL documents in the cdnchelp folder but to no avail.
I'm using Virtuoso 18.104.22.1680.6.150 (don't think that mattters, but still). Didn't try running the script on IC6.15.
I think you're simply running out of memory. If you are creating a lot of waveform objects in IC5141, it doesn't always trigger garbage collection soon enough (the process of cleaning up and reclaiming memory) on such objects. You might be able to improve matters by:
There's no such thing as "clean the history" or "clear the cache" in Virtuoso - you can close cellViews (by doing File->Close Data) but this doesn't necessarily mean that all memory will be reclaimed.
If you can move to IC61X (ideally IC615 or later), there is improved memory management with waveform objects, plus the fact that you can run in 64-bit mode which gives access to more memory.
In reply to Andrew Beckett:
Thanks for the suggestion.
I'm running calculations in 64 bit mode for reasons of larger memory capabilities. And in this particular script an STB analysis is active and no waveforms are plotted - only phase and gain margins are sent to log.
Therefore I will try to call gc() as you suggested once in a while.
In reply to Alex Vasjanov:
You might be running the simulator in 64 bit mode but cannot be running the OCEAN script in 64 bit mode if you are using IC5141 since general 64 bit support was not added for virtuoso/icfb until IC614. In IC5141 only "layout" and the stream interfaces (and a couple of other bits and pieces) had 64 bit support.
Now I'm a bit confused. You are saying that IC5141 simulations are not able to do calculations on 64 bit basis either way - from ADE (enabling this option via setup->environment->run with 64 bit binary) and OCEAN? Or is this true only for OCEAN?
That setting in ADE (and equivalent in an OCEAN script) tells spectre to run in 64-bit mode (you'd see this in the spectre log file too). The icfb or ocean executable is still running in 32 bit mode which means that any post-processing calculations (I assumed that by calculations you meant the post-processing rather than the simulation itself) are constrained by a 32 bit memory limit. If you end up loading a lot of waveforms in your script, and insufficient garbage collection is being performed, you could run out of memory (a 32 bit executable has a maximum memory usage of less than 4Gb).
Does that clear things up? Or have I confused you more? ;-(
this is clear as a whistle. I assumed that ADE is equivalent to OCEAN, but questioned that to make sure.
Thanks again for the explanations and the effort.