• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC SKILL
  3. use of skill function "vhdlimport"

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 144
  • Views 5874
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

use of skill function "vhdlimport"

cpul111
cpul111 over 14 years ago

Hi,

I am a beginner in SKILL, but anyway i like to write a simple script using the vhdlImport Skill function. Unfortunately i am failing with it. Could you provide a simple example ?

Kind Regards , Bernhard

 

  • Cancel
  • Amar Kumar
    Amar Kumar over 5 years ago in reply to Andrew Beckett

    Hi Andrew,

    Thanks for your reply.

    Yes, I used -LANG as systemverilog. Below is the error it shows.

    I am using below.

    cdsTextTo5x -CDSLIB ./cds.lib -LANG systemverilog -LIB myLib -CELL myCell -VIEW functional -SYMBOL symbol verilog.sv

    =>

    ERROR (SHDB-11): Failed to parse the verilog module for design unit (myLib  myCell functional). Either there are compilation
    errors or cellview is not writable or verilog module does not exist in the file.

    ERROR (TI-7001): Cannot load the connectivity information for cellview 'myLib/myCell/functional' in text file 'verilog.sv'.

    I feel like, its a compiler error. But it doesn't print the exact error line.

    Is there any other way to import the systemverilog I can try?

    Regards,

    Amar

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to Amar Kumar

    Hi Amar,

    I suggest you add -LOG problem.log to the command line and then that log file should contain details of what the issue is. It's likely that any other way of importing the file (such as creating the view in Virtuoso and pasting the text in) would lead to the same problem.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Amar Kumar
    Amar Kumar over 5 years ago in reply to Andrew Beckett

    Hi Andrew,

    The log file prints the details of the error.

    Looks like the verilog is using some package that is not found, though I have defined the packages.

    I will check on this. 

    Thank you, it helped to move forward.

    Regards,

    Amar

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information