• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Bottom-Top design using Concept HDL..

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 165
  • Views 18995
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Bottom-Top design using Concept HDL..

MAAC
MAAC over 16 years ago

Hi,

I would like to know the Bottom-Top design approach in HLD...or hierarchical design from Bottom to top..???

Which is prefered one Top-Bottom or Bottom-Top??...I could able to do the Top-Bottom design using Concepthdl_tut.pdf from Doc....

How can we do the Bottom-Top design r is there any user guide for the same.(not the Tools-Genview)

 

Thnx

  • Cancel
  • Jerry GenPart
    Jerry GenPart over 14 years ago
    Make sure that whenever you change the lower level hierarchical block’s signal names that are attached to PORT symbols, that you also insure you either run Genview (to update the corresponding block symbol) or manually modify/add/delete the same signal’s pin name in the block’s symbol view.

    Save both the block schematic and the corresponding symbol view.

     

    Jerry
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Samuel Zhang
    Samuel Zhang over 14 years ago

    Hi Jerry. Thank you for your reminding. I already solved this problem. The matter is that I must make 'Generate view' at first before I saving the subdesign which I modify. If I save the subdesign immediately after modifying, the errors will appear.

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • admin
    admin over 12 years ago

     Hi,

    What is this error and how it can be resolved.

     

    Severity : Error (HDL Direct)
    Description : ERROR(SPCOHD-152): Port on instance does not exist in entity declaration for instance.
    Object dump:
    {
        page:  1
        instance:  I115
        cell name: STM32F103VGT6
        pin name:  PB11/I2C2_SDA/USART3_RX
    }
    {
        page:  1
        instance:  I115
        cell name: STM32F103VGT6
    }

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information