• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Design Entry CIS to PCB Editor/Allegro

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 164
  • Views 7627
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Design Entry CIS to PCB Editor/Allegro

ame123
ame123 over 11 years ago

Hi,

I'm new to Cadence and I have a .dsn file and would like to transfer the design to PCB Editor to work on the PCB layout. I tried to do the Netlist for the design and encountered some errors:

1 ERROR(ORCAP-36035): Multiple pin H8's which have different nets connected for U2: A20_PAD_STD, P07: DDR3 8bit x 4pcs (121.92, 30.48).

#50 ERROR(ORCAP-36035): Multiple pin K2's which have different nets connected for U3: A20_PAD_STD, P07: DDR3 8bit x 4pcs (198.12, 30.48).

#140 ERROR(ORCAP-36035): Multiple pin B8's which have different nets connected for U2: A20_PAD_STD, P07: DDR3 8bit x 4pcs (121.92, 30.48).

ERROR(ORCAP-22006): 'U3.G9' is tied to nets 'GND' and 'SCKE'.

ERROR(ORNET-1006): Netlist failed or may be unusable.

Please help me on how to solve these problems and I have to work on the design urgently. Any help would be greatly appreciated. 

Thank you very much.

  • Cancel
Parents
  • oldmouldy
    oldmouldy over 11 years ago
    This sounds like you need to get the annotation corrected, select the DSN filename entry in the Project Manager window and then Tools>Annotate, select the preferred mode and use the Unconditional option, also try running a design rule check for both electrical and physical and investigate any errors before trying to generate the netlist.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • oldmouldy
    oldmouldy over 11 years ago
    This sounds like you need to get the annotation corrected, select the DSN filename entry in the Project Manager window and then Tools>Annotate, select the preferred mode and use the Unconditional option, also try running a design rule check for both electrical and physical and investigate any errors before trying to generate the netlist.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information