• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Help needed with scripting - Renaming of file from within allegro

    3200 views
    4 replies
    Latest over 13 years ago
    by VijayVela
  • Discussion

    Syntax Error in pxl.state file? Unable to export logic Locked

    14379 views
    1 reply
    Latest over 13 years ago
    by Jerry GenPart
  • Discussion

    SiP Layout 16.5 Algorithm for efficient routing

    12830 views
    0 replies
    Started over 13 years ago
    by adhakal
  • Discussion

    SMT Pad on internal layers Locked

    14073 views
    2 replies
    Latest over 13 years ago
    by budnoel
  • Discussion

    PCB Editor 16.5 Net Spacing Report Locked

    12596 views
    0 replies
    Started over 13 years ago
    by comet
  • Discussion

    axlDeleteObject can't delete Etch Shape

    1980 views
    2 replies
    Latest over 13 years ago
    by leonlee
  • Discussion

    Error: Padstacks missing thermal/antipad definitions? Locked

    3292 views
    3 replies
    Latest over 13 years ago
    by bnaden
  • Discussion

    problem in pspice Locked

    12940 views
    2 replies
    Latest over 13 years ago
    by hunterops
  • Discussion

    Shape to Route Keepin Spacing Locked

    25061 views
    7 replies
    Latest over 13 years ago
    by Boma
  • Discussion

    Component area report by part Locked

    12922 views
    0 replies
    Started over 13 years ago
    by Boma
  • Discussion

    ERROR 16.5 Locked

    14452 views
    1 reply
    Latest over 13 years ago
    by oldmouldy
  • Discussion

    Error with ORCAD 16.5 Locked

    20375 views
    10 replies
    Latest over 13 years ago
    by James P
  • Discussion

    Errors on resistors Locked

    12507 views
    0 replies
    Started over 13 years ago
    by SeriousTyro
  • Discussion

    Need help reading old Concept file -- or convert to Capture? Locked

    469 views
    1 reply
    Latest over 13 years ago
    by luvishis
  • Discussion

    Allegro Design Entry HDL Component Browser Issue Locked

    13836 views
    2 replies
    Latest over 13 years ago
    by CCR77
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information